# **ASIC/FPGA** Chip Design

# Verification

# Mahdi Shabany

Department of Electrical Engineering Sharif University of technology



### Verification

□ Exponential increase in the complexity of ASIC implies need for sophisticated verification methods to be incorporated in the ASIC design process.

**Catch the bug as early as possible** 

- So catch it in simulation saves time and money.
- > Imagine respin of a chip if the same bug is caught in Silicon

### U Verification:

A process that ensures conformance of a design to predefined expectations



#### **Types of Verification:**

#### > Functional:

Functional verification of RTL

#### Gate-level simulation:

To verify that the synthesized netlist matches the expected functionality

#### > Formal Verification (equivalence checking):

To make sure that the gate level netlist is equivalent to the RTL

#### Timing Verification:

To verify that the design can run at speed



### **Functional Verification**

### Two general methods:

### > Graphical and manually:

- Inserting inputs and clock manually and run graphical simulations using CAD
- tools such as Quartus or ISE
  - Good for simple designs
  - $\ensuremath{\circ}$  Suitable for early evaluations

Summer Circulation											
Current Simulation Time: 1000 ns		20	00	40	00	60	00	80	00	ı	1000
oin 💦	0										
🛃 ain	0										
🎝 bin	0										
out 🕄	0										
🎝 sum	0										
onathan Hill											

#### > Automated:

- Writing testbench to run the simulation/verification automatically
  - $\ensuremath{\circ}$  Suitable for large designs
  - $\ensuremath{\circ}$  Suitable for stress testing



# **Testbench (Functional Verification)**

**Testbench** is a Verilog module to simulate a Design Under Test (DUT)

### Testbench:

- > A Verilog module
- Instantiates the DUT
- Apply stimulus (data) to the DUT
- Monitors the results to verify that the test was successful (i.e., the output of the DUT conformed to expectations)





### Testbench

- ◆ The Verilog HDL is used to model a simulation test bench
  - The test bench is a *module*, which contains:
    - An instance of the top level of the design
    - Procedures to describe the input stimulus
    - Procedures to describe output verification





### **Testbench (Functional Verification)**

□ Simulation of Verilog designs takes the following steps:

#### Compilation & Elaboration:

The simulator reads the design description, processes compiler directives, and builds a data structure that defines the design hierarchy.

#### > Initialization:

- The simulator initializes module parameters, storage elements and nets.
- When simulation starts at time zero, the simulator propagates these changes and executes the statements in each initial and always block up to a timing control.

#### Simulation:

- The simulator processes events and applies them to the DUT
- The results are displayed and/or saved for investigation



### **Verilog Simulation Commands:**

- The Verilog includes compiler directives and system tasks to control the simulation of a Verilog mode
  - `<directive> compiler directives:
    - Executed prior to simulation time zero
    - Instructions to simulators on how to compile models
    - Always start with a `accent grave (the "back tic")

`include `timescale `define

#### > \$<task> system tasks:

- Executed during simulation (i.e.: to display values)
- Used as programming statements
- Always start with a \$ dollar sign

\$monitor \$display

\$time



### **Compiler Directives (Include Files)**

Use `include files to ensure project-wide consistency of common source.





### **Compiler Directives (Time Scale)**

### **\`timescale** is used to define time delay **unit/precision** :

#### timescale 10ns/1ns

Unit/Precision	Delay Specification	Time Delayed	Comments
1 ns/ 1ns	#3	3ns	
10 ns/ 1ns	#3	30ns	Delay is 3*10ns (time unit)
10 ns/ 1ns	#3.2	32ns	3.2 is multiplied by 10
10 ns/ 1ns	#3.36	34ns	
10 ns/ 10ns	#3.2	30ns	
10 ns/ 100ps	#3.748	37.5ns	3.748 is multiplied by 10 and rounded to 2 decimal place
1 ns/ 1ns	#3.22	3ns	



### System Tasks (\$display)

□ **\$time:** Returns the current simulation time as a 64-bit unsigned integer

> The returned value is scaled to the time unit of the module that invoked it

□ \$display: Immediately displays the values of its arguments

\$display ("format string", argument list)

Example:



# System Tasks (\$display)

### \$display: supports multiple default radixes

- \$displayb (binary)
- \$displayd (decimal)
- \$displayh (hexadecimal)
- \$displayo (octal)
- □ Formatters and Escaped literals can be used inside the format string.

Formatters can be used to overrides the default radix

> Formatters:

%b %c %h %d %t %o %s

Escaped literals:

\ "	(double	quote)	∖n	(new	line)	$\setminus \$ (backslash)	\t(tab)	
-----	---------	--------	----	------	-------	---------------------------	---------	--



**\$monitor:** to monitor changes in the signal values in its argument list

Continuously monitors the variables in its argument list and displays the formatted arguments at the end of each simulation time in which any of signals changes value

\$monitor ("format string", argument list)

 Only one \$monitor system task can be active. Any subsequent invocation of \$monitor starts monitoring the new signal arguments and discontinues monitoring the previous signal arguments.

□ \$monitoroff and \$monitoron system tasks can be used to restrict monitoring to intervals of time, rather than monitoring entire remainder of simulation session.

□ The **\$monitor** system task accepts the same formatters/argument list as **\$display**.



### File Open/Close

 $\hfill\square$  The stimulus can be read from a file and then applied to the DUT

□ A file can be opened for reading or writing, and the syntax is as below:

```
file = $fopen("filename",r); // For reading
file = $fopen("filename",w); // For writing
```

□ All fopen options:

"r" or "rb"	Open for reading			
"w" or "wb"	Truncate to zero length or create for writing			
"a" or "ab"	Append (open for writing at end of file)			
"r+", "r+b", or "rb+"	Open for update (reading and writing)			
"a+", "a+b", or "ab+"	Append; Open or create for update at end-of-file			

□ A file can be closed as follows:

file = \$fclose("filename");



### **Initial Construct**

□ Initial: Same as always except that whatever that is inside it executes only once

- Used for initialization at the beginning of the testbench
- > Any signal assigned a value inside it should be of type variable (e.g., reg)



### **Creating Clock**





Common stimulus application techniques are:

- > In-line stimulus, applied from an **initial** block
- Stimulus applied from a loop or always block
- > Stimulus applied from an array of vectors or integers



### **In-Line Stimulus**

In-line stimulus has the following characteristics:

- You list the variables only when their values change
- You can easily define complex timing relationships between signals
- The testbench can become very long for tests of real designs



### **In-Loop Stimulus**

Stimulus applied from a loop has the following characteristics:

- For each iteration you assign a new stimulus vector
- The timing relationships between signals are regular in nature
- The testbench is compact

```
module loop tb;
  wire [7:0] response;
  req [7:0] stimulus;
  req clk;
  integer i;
  DUT u1 (response, stimulus);
  initial clk = 0;
  always begin
      #10 \ clk = 1;
      #10 \ clk = 0;
    end
  initial begin
      for (i = 0; i \le 255; i = i + 1)
                                        In-Loop stimulus
        @(negedge clk) stimulus = i;
      #20 $finish;
    end
endmodule
```



### **Random Stimulus**



- A stopped simulation can be resumed after termination
- ≻ \$finish:
  - A finished simulation can NOT be resumed after termination

Initial #180 \$stop; Initial #180 \$finish;

Both terminate simulation after 180 time units



### **Task Construct in Testbench**

Use Verilog tasks in your testbench to encapsulate repeated operations.





□ Make sure you understand the timing transitions:

```
reg [10:0] Count;
reg [3:0] A;
always @ (posedge Clk)
 begin
  if (!Rst)
    A <= 4'b0;
  else if (Count == 3)
    A <= 4'b2;
  end
always @ (posedge Clk)
 begin
  if (!Rst)
    Count <= 11'b0;
  else
    Count <= Count + 1;
  end
```





□ If another block wants to sample "SUM" value, it has to sample it when or after Count is 4.





### Example:

```
module Counter(clk, reset, out);
input clk, reset;
output [2:0] out;
reg [2:0] count;
always @ (posedge clk)
begin
if (reset)
count <= 0;
else if (count == 3'b111)
 count <= 3'b000:
 else
 count <= count +3'b1;</pre>
end
assign out = count;
endmodule
```

```
`timescale 1 ps/ 1 ps
module Counter tb();
reg clk, reset;
wire [2:0] out;
Counter i1 (.clk(clk),.out(out),.reset(reset));
initial
     clk=0;
always
begin
     #5 clk = 1;
     #5 clk = 0;
     $monitor("Reset is = %b and Clock is =
     %b \n", Reset, Clk);
end
endmodule
```

**Testbench** 



Module

### **File Reading for Verification**

□ \$readmemb: Reads a file in binary and stores it in a reg variable

\$readmemh :reads in in hex

```
$readmemb ("file name", reg name, [start add, [finish add]]);
                                                 initial
       module Count tb ();
                                                     begin
        `timescale 1ns/1ns;
                                                        indx = 0;
         reg Clk, Reset;
                                                        $readmemb("TB.txt", InReg);
         wire Out;
                                                        $display("Running Testbench");
         integer indx;
                                                        repeat (N)
         parameter N = 100;
                                                          begin
         reg [1:0] InReg [N-1:0];
                                                               DummyReg = InReg[indx];
         reg [1:0] DummyReg;
                                                               Clk = DummyReg[0];
                                                               Reset = DummyReg[1];
         test DUT(Clk, Reset, Out);
                                                               #5 index = indx + 1;
                                                          end
                                                        $monitor("Output is %b", Out);
                                                      end
                                                 endmodule
```



Example:	<pre>`timescale 1ns / 1ps module TestBench(); reg Clk;</pre>
`timescale 1ns / 1ps module adder(a,b,c); input [1:0] a; input [1:0] b; output [2:0] c;         assign c=a+b;         endmodule	<pre>reg [1:0] aa;// aa and bb can be n-bit variables reg [1:0] bb; wire [2:0] out; // Pointers should be defined as integer integer op1, op2, op_out, k, j; initial // Opening files for read and write begin Clk=0; op1=\$fopen ("a.txt","r"); op2=\$fopen ("b.txt","r"); op_out=\$fopen ("Result.txt","w"); end always #10 Clk&lt;=~Clk; always @(posedge Clk) begin k &lt;= \$fscanf (op1, "%b \n", aa); j &lt;= \$fscanf (op2, "%b \n",bb);</pre>
	end endmodule

#### ✤ Example:





### Example: Code (4-bit Ripple-Carry Counter)

```
module ripple carry counter (q, clk,
reset);
output [3:0] q;
input clk, reset;
T FF tff0 (q[0], clk, reset);
T FF tff1 (q[1], q[0], reset);
T FF tff2 (q[2], q[1], reset);
T FF tff3 (q[3], q[2], reset);
endmodule
module T FF (q, clk, reset);
             output q;
input clk, reset;
wire d;
D FF dff0 (q, d, clk, reset);
not n1 (d, q); //not is Verilog provided
primitive
endmodule
```

// module D\_FF with synchronous
reset





### **Example: Testbench**

```
module stimulus;
req clk;
req reset;
wire [3:0] q;
//instantiate the design block;
Ripple carry counter r1(q, clk, reset);
//control the clk signal that drives the design block //cycle time = 10
initial
             clk = 1'b0; //set clk to 0
always
             #5 \text{ clk} = \text{~clk}; // \text{toggle clk every 5 time units}
//control the clk signal that drives the design block
//reset the arrested from 0 to 20 and from 200 to 220.
initial
begin
reset = 1'b1;
#15 reset = 1'b0;
#180 reset = 1'b1;
#10 reset = 1'b0;
#20 $finish; //terminate the simulation
end
```

//monitor the outputs
initial
Smonitor(\$time, "output q = %d", q);
endmodule

Testbench



### **Example : Results**

0 output q = 020 output q = 130 output q = 240 output q = 350 output q = 460 output q = 570 output q = 680 output q = 790 output q = 8100 output q = 9110 output q = 10120 output q = 11130 output q = 12140 output q = 13150 output q = 14160 output q = 15170 output q = 0180 output q = 1190 output q = 2195 output q = 0210 output q = 1220 output q = 2

© M. Shabany, ASIC/FPGA Chip Design

Result

U We use Modelsim as the simulation tool for our testbenches

□ Modelsim can also compile the design

□ The tutorial for Modelsim should be read and done with the files provided on the course website.

