The Verilog Golden Reference Guide is a compact quick reference guide to the Verilog hardware description language, its syntax, semantics, synthesis and application to hardware design.

The Verilog Golden Reference Guide is not intended as a replacement for the IEEE Standard Verilog Language Reference Manual. Unlike that document, the Golden Reference guide does not offer a complete, formal description of Verilog. Rather, it offers answers to the questions most often asked during the practical application of Verilog, in a convenient reference format.

Nor is The Verilog Golden Reference Guide intended to be an introductory tutorial. Information is presented here in a terse reference format, not in the progressive and sympathetic manner necessary to learn a subject as complex as Verilog. However, acknowledging that those already familiar with computer languages may wish to use this guide as a Verilog text book, a brief informal introduction to the subject is given at the start.

The main feature of The Verilog Golden Reference Guide is that it embodies much practical wisdom gathered over many Verilog projects. It does not only provide a handy syntax reference; there are many similar books which perform that task adequately. It also warns you of the most common language errors, gives clues where to look when your code will not compile, alerts you to synthesis issues, and gives advice on improving your coding style.

The Verilog Golden Reference Guide was developed to add value to the Doulos range of Verilog training courses, and also to complement HDL PaceMaker, the Verilog Computer Based Training package from Doulos.


The main body of this guide is divided into three main parts, each of which is organised alphabetically. Each section is indexed by a key term which appears prominently at the top of each page. Often you can find the information you want by flicking through the guide looking for the appropriate key term. If that fails, there is a full index at the back.

Most of the information in this guide is organised around the Verilog syntax headings, but there are additional special sections on Coding Standards, Design Flow, Errors, Reserved Words and, after the main alphabetical reference section, Compiler Directives, System Tasks and Functions and Command Line Options.

If you are new to Verilog, you should start by reading A Brief Introduction to Verilog, which follows overleaf.

The Index

Bold index entries have corresponding pages in the main body of the guide. The remaining index entries are followed by a list of appropriate page references in the alphabetical reference sections, given in order of importance.

Key To Notation Used To Define Verilog Syntax

The syntax definitions are written to look like examples wherever possible, but it has been necessary to introduce some extra notation. In brief, square brackets [] enclose optional items, three dots ... means repetition, and curly brackets {} enclose comments. *ItalicNames* represent parts of the syntax defined elsewhere. A full description of the notation follows:

Curly brackets {} enclose comments that are not part of the Verilog syntax being defined, but give you further information about the syntax definition. Bold curly brackets {} are part of the Verilog syntax (concatenation operator).

Syntax enclosed in square brackets [] is optional. Bold square brackets [] are part of the Verilog syntax (vector range, bit and part select, memory element).

... means zero or more repetitions of the preceding item or line, or means a list, as follows:

Item ... means zero or more repetitions of the Item.

, ... means repeat in a comma separated list (e.g. A, B, C).
There must be at least one item in the list. There is no \textit{at} the end of the list.

Words in lower-case letters are reserved words, built into the Verilog language (e.g. module)

Capitalised Words (not in italics) are Verilog identifiers, i.e. user defined names that are not reserved identifiers (e.g. InstanceName).

\textit{Italic Words} are syntactic categories, i.e. the name of a syntax definition given in full elsewhere. A syntactic category can be either defined on the same page, defined on a separate page, or one of the special categories defined below.

\textit{Italics =} indicates a syntactic category which is defined and used on the same page.

Special syntactic categories:

\textit{MinTypMaxExpression} is defined with \textit{Expression}.

\textit{UnsignedNumber} is defined with \textit{Number}.

\textit{SomethingExpression = Expression}, where the \textit{Something} gives information about the meaning of the expression (e.g. \textit{ConstantExpression}, \textit{ConstantMinTypMaxExpression}).
A Brief Introduction To Verilog

The following paragraphs give a brief technical introduction to Verilog suitable for the reader with no prior knowledge of the language.

Background

The Verilog Hardware Description Language (HDL) is a language for describing the behaviour and structure of electronic circuits, and is an IEEE standard (IEEE Std. 1364-1995). Verilog is used to simulate the functionality of digital electronic circuits at levels of abstraction ranging from stochastic and pure behaviour down to gate and switch level, and is also used to synthesize (i.e. automatically generate) gate level descriptions from more abstract (Register Transfer Level) descriptions. Verilog is commonly used to support the high level design (or language based design) process, in which an electronic design is verified by means of thorough simulation at a high level of abstraction before proceeding to detailed design using automatic synthesis tools. Verilog is also widely used for gate level verification of ICs, including simulation, fault simulation and timing verification.

The Verilog HDL was originally developed together with the Verilog-XL simulator by Gateway Design Automation, and introduced in 1984. In 1989 Cadence Design Systems acquired Gateway, and with it the rights to the Verilog language and the Verilog-XL simulator. In 1990 Cadence placed the Verilog language (but not Verilog-XL) into the public domain. A non profit making organisation, Open Verilog International (OVI) was formed with the task of taking the language through the IEEE standardization procedure, and Verilog became an IEEE standard in 1995. OVI will continue to maintain and develop the language.

The Language

In this section as in the rest of the guide, words given in Capitalised Italic are technical terms whose definitions may be found in the main body of this guide.

An hierarchical portion of a hardware design is described in Verilog by a Module. The Module defines both the interface to the block of hardware (i.e. the inputs and outputs) and its internal structure or behaviour.

A number of primitives, or Gates, are built into the Verilog language. They represent basic logic gates (e.g. and, or). In addition User Defined Primitives (UDPs) may be defined.
The structure of an electronic circuit is described by making *Instances* of *Modules* and *Primitives* (UDPs and Gates) within a higher level *Module*, and connecting the *Instances* together using *Nets*. A *Net* represents an electrical connection, a wire or a bus. A list of *Port* connections is used to connect *Nets* to the *Ports* of a *Module* or *Primitive Instance*, where a *Port* represents a pin. *Registers* (see below) may also be connected to the input *Ports* (only) of an *Instance*.

*Nets* (and *Registers*) have values formed from the logic values 0, 1, X (unknown or uninitialised) and Z (high impedance or floating). In addition to logic values, *Nets* also have a *Strength* value. *Strengths* are used extensively in switch level models, and to resolve situations where a net has more than one driver.

The behaviour of an electronic circuit is described using *Initial* and *Always* constructs and *Continuous Assignments*. Along with UDPs and Gates these represent the leaves in the hierarchy tree of the design. Each *Initial*, *Always*, *Continuous Assignment*, UDP and Gate *Instance* executes concurrently with respect to all others, but the *Statements* inside an *Initial* or *Always* are in many ways similar to the statements in a software programming language. They are executed at times dictated by *Timing Controls*, such as delays, and (simulation) event controls. *Statements* execute in sequence in a *Begin-End* block, or in parallel in a *Fork-Join* block. A *Continuous Assignment* modifies the values of *Nets*. An *Initial* or *Always* modifies the values of *Registers*. An *Initial* or *Always* can be decomposed into named *Tasks* and *Functions*, which can be given arguments. There are also a number of built in *System Tasks and Functions*. The *Programming Language Interface* (PLI) is an integral part of the Verilog language, and provides a means of calling functions written in C in the same way as *System Tasks and Functions*.

**Compilation**

Verilog source code is usually typed into one or more text files on a computer. Those text files are then submitted to a Verilog compiler or interpreter which builds the data files necessary for simulation or synthesis. Sometimes simulation immediately follows compilation with no intermediate data files being created.
module M (P1, P2, P3, P4);
  input P1, P2;
  output [7:0] P3;
  inout P4;

  reg [7:0] R1, M1[1:1024];
  wire W1, W2, W3, W4;
  parameter C1 = "This is a string";

initial
  begin : BlockName
    // Statements
  end

always
  begin
    // Statements
  end

// Continuous assignments...
  assign W1 = Expression;
  wire (Strong1, Weak0) [3:0] #(2,3) W2 = Expression;

// Module instances...
  COMP U1 (W3, W4);
  COMP U2 (.P1(W3), .P2(W4));

task T1;
  input A1;
  inout A2;
  output A3;
  begin
    // Statements
  end
endtask

function [7:0] F1;
  input A1;
  begin
    // Statements
    F1 = Expression;
  end
endfunction

endmodule
Statements

$\text{#delay}$

wait (Expression)
@ (A or B or C)
@ (posedge Clk)

Reg = Expression;
Reg <= Expression;
VectorReg[Bit] = Expression;
VectorReg[MSB:LSB] = Expression;
Memory[Address] = Expression;
assign Reg = Expression
deassign Reg;

TaskEnable(...);
disable TaskOrBlock;
-> EventName;

if (Condition)
...
else if (Condition)
...
else
...

case (Selection)
  Choice1 :
  ...
  Choice2, Choice3 :
  ...
  default :
  ...
endcase

for (I=0; I<MAX; I=I+1)
...

repeat (8)
...

while (Condition)
...

forever
...

This quick reference syntax summary does not follow the notational conventions used in the rest of the Guide.
Contains one or more statements (procedural assignments, task enables, if, case and loop statements), which are executed repeatedly throughout a simulation run, as directed by their timing controls.

Syntax

```
always
  Statement
module-<HERE>-endmodule
```

Rules

- Only registers (reg, integer, real, time, realtime) may be assigned in an `always`.
- Every `always` starts executing at the start of simulation, and continues executing throughout simulation; when the last statement in the `always` is reached, execution continues from the top of the `always`.

Gotchas!

- An `always` containing more than one statement must enclose the statements in a begin-end or fork-join block.
- An `always` with no timing controls will loop forever.

Synthesis

`always` is one of the most useful Verilog statements for synthesis, yet an `always` is often unsynthesizable. For best results, code should be restricted to one of the following templates:

```verilog
always @(Inputs)  // All the inputs
begin
  ...  // Combinational logic
end

always @(Inputs)  // All the inputs
if (Enable)
begin
  ...  // Latched actions
end
```
always @(posedge Clock) // Clock only
begin
... // Synchronous actions
end

always @(posedge Clock or negedge Reset) // Clock and Reset only
begin
if (!Reset) // Test active level of asynchronous reset
... // Asynchronous actions
else
... // Synchronous actions
end // Gives flipflops + logic

Example

The following example shows a Register Transfer Level always:

```vhdl
always @(posedge Clock or negedge Reset)
begin
if (!Reset) // Asynchronous reset
    Count <= 0;
else
    if (!Load) // Synchronous load
        Count <= Data;
    else
        Count <= Count + 1;
end
```

The following example shows an always which describes combinational logic:

```vhdl
always @(A or B or C or D)
begin
    R = {A, B, C, D};
    F = 0;
    begin : Loop
        integer I;
        for (I = 0; I < 4; I = I + 1)
            if (R[I])
                begin
                    F = I;
                    disable Loop;
                end
    end // Loop
end
```

See Also

Begin, Fork, Initial, Statement, Timing Control
Begin statements are used to group statements so that they execute in sequence. The Verilog syntax often requires exactly one statement, for example in an always. If more than one statement is needed, the statements may be included in a begin-end block.

**Syntax**

```
begin [: Label
  Declarations...
] Statements...
end
```

Where

See Statement.

**Rules**

- A begin-end block must contain at least one statement.
- Statements in a begin-end block are executed in sequence. Timing controls are relative to the previous statement. The begin-end block completes when the bottom-most statement has completed.
- Begin-end and fork-join blocks may be nested within themselves and each other.
- If a begin-end block is to contain local declarations, it must be named (i.e. it must have a label).
- If a begin-end block is to be disabled, it must be named.

**Gotchas!**

The Verilog LRM allows begin-end blocks to be interleaved during simulation. This means that even where a begin-end block contains two adjacent statements with no timing control between them, a simulator may choose to execute part of another process (E.g. statements in another always) between the two statements. This is a source of non-determinism in the language.

**Tips**

- Begin-end blocks can be labelled to improve readability, even if there are no local declarations, and the block is not to be disabled.
- Use local declarations for registers that will not be used elsewhere. This makes the intent of the declaration explicit.
Example

initial
begin : GenerateInputs
  integer I;
  for (I = 0; I < 8; I = I + 1)
    #Period {A, B, C} = I;
end

initial
begin
  Load = 0;       // Time 0
  Enable = 0;
  Reset = 0;
  #10 Reset = 1;  // Time 10
  #25 Enable = 1; // Time 35
  #100 Load = 1;  // Time 135
end

See Also

Fork, Disable, Statement.
Case

A statement which conditionally executes at most one branch, depending on the value of the case expression.

Syntax

```plaintext
CaseKeyword (Expression)
Expression,... : Statement  (Expression may be variable)
Expression,... : Statement
...                           (Any number of cases)
[default [:] Statement]      (Need not be at the end)
endcase
```

Where

See Statement.

Rules

- Xs and Zs in a casex statement, and Zs in a casez statement mean “don’t care”.
- One default statement at most may be included. It is executed if no label expressions match the case expression. (A ‘label’ is an expression or a comma-separated list of expressions on the left of a colon, or the reserved word default, which may or may not be followed by a colon.)
- Where a label is a comma-separated list of two or more expressions, the label is matched if the case expression matches any one of the label expressions.
- If no label expressions match the case expression and there is no default statement, the case statement has no effect.

Gotchas!

- If more than one statement is to be executed for a particular label, the statements must be enclosed in a begin-end or fork-join block.
- A branch is only executed if the corresponding label is the first one to match the case expression. Case labels need not be mutually exclusive, so a Verilog compiler will not report an error where the same label has erroneously been repeated.
- The syntax of a casex or casez statement ends with the reserved word endcase, not endcasex or endcasez.
- An X or Z in the casex expression or a Z in a casez expression is matched with any value in a case label. This may give confusing simulation results.

Synthesis

- Assignments within case statements generally synthesize to multiplexers. If variables (i.e. registers or nets) are used for case labels, priority encoders may be synthesized.
Incomplete assignments (i.e. where outputs remain unassigned for certain
input conditions) in an unclocked always synthesize to transparent latches.
Incomplete assignments in a clocked always synthesize to recirculation
around registers.

**Tips**

- For simulation, always use default as the last case statement, to trap illegal
  conditions.
- casez is usually preferable to casex, because the presence of Xs in
  simulation may give misleading or confusing results.
- Use the alternative character ? for Z in casex and casez labels. This makes it
  clear that a “don’t care” value and not a high impedance value is intended.

**Example**

```vhdl
Example

case (Address)
  0 : A <= 1;       // Select a single Address value
  1 : begin
      A <= 1;      // Execute more than one statement
      B <= 1;
    end
  2, 3, 4 : C <= 1;  // Pick out several Address values
  default :          // Mop up the rest
    $display("Illegal Address value %h in %m at %t", Address, $realtime);
endcase

casex (Instruction)
  8'b000xxxxx : Valid <= 1;
  8'b1xxxxxxx : Neg <= 1;
  default begin
    Valid <= 0;
    Neg <= 0;
  end
endcase

casez ({A, B, C, D, E[3:0]})
  8'b1?????? : Op <= 2'b00;
  8'b01?????? : Op <= 2'b01;
  8'b001????0 : Op <= 2'b10;
  default     : Op <= 2'bxx;
endcase

See Also

If
Coding Standards

Coding standards are divided into two categories. Lexical coding standards, which control text layout, naming conventions and commenting, are intended to improve readability and ease of maintenance. Synthesis coding standards, which control Verilog style, are intended to avoid common synthesis pitfalls and find synthesis errors early in the design flow.

The following lists of coding standards will need to be modified according to the choice of tools and personal preferences.

Lexical Coding Standards

- Limit the contents of each Verilog source file to one module, and do not split modules across files.
- Source file names should relate to the file contents (e.g. ModuleName.v).
- Write only one declaration or statement per line.
- Use indentation as shown in the examples.
- Be consistent about the case of user defined names (e.g. first letter a capital).
- User defined names should be meaningful and informative, although local names (e.g. loop variables) may be terse.
- Write comments to explain (not duplicate) the Verilog code. It is particularly important to comment interfaces (e.g. module parameters, ports, task and function arguments).
- Use parameters or define macros wherever possible, instead of directly embedding literal numbers and strings in declarations and statements.

Synthesis Coding Standards

- Partition the design into small functional blocks, and use a behavioural style for each block. Avoid gate level descriptions except for critical parts of the design.
- Have a well defined clocking strategy, and implement that strategy explicitly in Verilog (e.g. single clock, multi-phase clocks, gated clocks, multiple clock domains). Ensure that clock and reset signals in Verilog are clean (i.e. not generated from combinational logic or unintentionally gated).
- Have a well defined (manufacturing) testing strategy, and code up the Verilog appropriately (e.g. all flipflops resettable, test access from external pins, no functional redundancy).
- Every Verilog always should conform to one of the standard synthesizable process templates (see Always).
- An always describing combinational and latched logic must have all of the inputs in the event control list at the top of the always.
- A combinational always must not contain incomplete assignments, i.e. all outputs must be assigned for all combinations of input values.
- An always describing combinational and latched logic must not contain feedback, i.e. registers assigned as outputs from the always must not be read as inputs to the always.
• A clocked always must have only the clock and any asynchronous control inputs (usually reset or set) in the event control list.

• Avoid unwanted latches. Unwanted latches are caused by incomplete assignments in an unclocked always.

• Avoid unwanted flipflops. Flipflops are synthesized when registers are assigned in a clocked always using a non-blocking assignment, or when registers retain their value between successive iterations of a clocked always and thus between clock cycles.

• All internal state registers must be resettable, in order that the Register Transfer Level and gate level descriptions can be reset into the same known state for verification. (This does not apply to pipeline or synchronization registers.)

• For finite state machines and other sequential circuits with unreachable states (e.g. a 4 bit decade counter has 6 unreachable states), if the behaviour of the hardware in such states is to be controlled, then the behaviour in all \(2^N\) possible states must be described explicitly in Verilog, including the behaviour in unreachable states. This allows safe state machines to be synthesized.

• Avoid delays in assignments, except where necessary to solve the problem of zero delay clock skew at Register Transfer Level.

• Do not use registers of type integer or time, otherwise they will synthesize to 32 bit busses and 64 bit busses respectively.

• Check carefully any Verilog code which uses dynamic indexing (i.e. a bit select or memory element using a variable index or address), loop statements, or arithmetic operators, because such code can synthesize to large numbers of gates which can be hard to optimize.
Comments may be (should be!) included to document the Verilog source code.

Syntax

{single line comment}
//
{multi-line comment}
/* ... */

Where

Nearly anywhere, but not so as to split operators, numbers, strings, names and keywords.

Rules

- A single line comment starts with the two slash characters and ends at the end of the line.
- A multi-line comment starts with /* and continues, possibly across multiple lines, until the next */
- Multi-line comments may not be nested. However, there may be single line comments inside a multi-line comment, where they have no special meaning.

Gotchas!

/* ... */ /* ... */ - the comment ends at the first */, and the second */ is ignored. This would almost certainly give syntax errors.

Tips

Use single line comments throughout. Only use multi-line comments where it is necessary to comment out a large section of code, for example during development and debugging of the code.

Example

// This is a comment

/*
 So is this - across three lines
*/

module ALU /* 8-bit ALU */ (A, B, Opcode, F);

See Also

Coding Standards
Continuous Assignment

A continuous assignment creates events on one or more nets whenever a net or register in an expression changes value.

**Syntax**

\[
\text{assign } \text{[Strength]} [\text{Delay}] \text{ NetLValue } = \text{Expression},
\]

\[
\text{NetLValue } = \text{Expression},
\]

\[
...;
\]

\[
\text{NetType } [\text{Expansion}] [\text{Strength}] [\text{Range}] [\text{Delay}]
\]

\[
\text{NetName } = \text{Expression},
\]

\[
\text{NetName } = \text{Expression},
\]

\[
...;
\]

\[
\text{NetLValue } = \{\text{either}\}
\]

\[
\text{NetName}
\]

\[
\text{NetName}[\text{ConstantExpression}]
\]

\[
\text{NetName}[\text{ConstantExpression:ConstantExpression}]
\]

\[
\{\text{NetLValue,}...\}
\]

**Where**

\[
\text{module}<\text{HERE}>-\text{endmodule}
\]

**Rules**

- The two forms of continuous assignment have the same effect.
- The nets on the left hand side of an `assign` must have been declared explicitly in the source code before the continuous assignment statement.

**Gotchas!**

Continuous assignments are not the same as procedural continuous assignments, although they are similar. Make sure that you place `assign` in the correct place. A continuous assignment goes outside any `initial` or `always`. A procedural continuous assignment goes where statements are allowed (inside `initial`, `always`, task, function etc.).

**Synthesis**

- Delays and strengths are ignored by synthesis tools; use tool specific timing constraints instead.
- Continuous assignments are synthesized as combinational logic.

**Tips**

- Use continuous assignments to describe combinational logic that can easily be described using a straightforward expression. Functions can be used to structure expressions. An `always` is usually better for describing more complex combinational logic, and may simulate more quickly than a number of separate continuous assignment statements.
Continuous assignments are useful for transferring register values to nets, when Verilog requires nets to be used. For example, to apply test stimulus described in an `initial` to an inout port of a module instance.

**Example**

```verilog
wire cout, cin;
wire [31:0] sum, a, b;

assign {cout, sum} = a + b + cin;

wire enable;
reg [7:0] data;
wire [7:0] #(3,4) f = enable ? data : 8'bz;
```

**See Also**

Net, Force, Procedural Continuous Assignment
Defparam

Overrides parameter values at compile time. Using hierarchical names, parameter values can be overridden from anywhere inside or outside a design’s hierarchy.

Syntax

```plaintext
defparam ParameterName = ConstantExpression,
ParameterName = ConstantExpression,
... ;
```

Where

```plaintext
module-<HERE>-endmodule
```

Synthesis

Not generally synthesizable.

Tips

Do not use defparam! It used to provide a useful way of back-annotating layout delays, but this is now normally done using specify blocks and the Programming Language Interface. To override the values of parameters, use the # syntax in a module instantiation.

Example

```plaintext`
timescale 1ns / 1ps
module LayoutDelays;
  defparam Design.U1.T_f = 2.7;
  defparam Design.U2.T_f = 3.1;
  ...
endmodule

module Design (...);
  ...
  and_gate U1 (f, a, b);
  and_gate U2 (f, a, b);
  ...
endmodule

module and_gate (f, a, b);
  output f;
  input a, b;
  parameter T_f = 2;
  and #(T_f) (f,a,b);
endmodule`

See Also

Name, Instantiation, Parameter
Delays may be specified for instances of UDPs and gates, for continuous assignments, and for nets. These delays model the propagation delay of components and connections in a netlist.

**Syntax**

\{'\{either\}\\n\text{\#DelayValue}\\n\text{\#(DelayValue[,DelayValue[,DelayValue]])}\\n\text{\{Rise,Fall,Turn-Off\}}\\n\\n\text{DelayValue = \{either\}\\n\text{UnsignedNumber}\\n\text{ParameterName}\\n\text{ConstantMinTypMaxExpression}\\n\}

**Where**

See Continuous Assignment, Instantiation, Net.

**Rules**

- Where only one delay value is given, it represents both the rising and falling propagation delays (i.e. transition to 1 or 0 respectively), and the turn off delay (if applicable).
- Where two delay values are given, the first is the rise delay and the second is the fall delay, except for tranif0, tranif1, rtranif0 and rtranif1, where the first value is the turn on delay, and the second is the turn off delay.
- Where three delay values are given, the third delay is the turn off delay (transition to Z), except for trireg nets, where the third delay is the charge decay time.
- Delay to X is the smallest of the specified delays.
- For vectors, a transition from non-zero to zero is considered to be a ‘fall’, a transition to Z is considered to be a ‘turn-off’, and any other transitions are considered to be a ‘rise’.

**Gotchas**

Many tools insist that MinTypMax expressions in delays must always be bracketed. For example #(1:2:3) is allowed, but #1:2:3 is not.

**Synthesis**

Delays are ignored by synthesis tools. Delays in synthesized netlists are constrained by synthesis tool commands, such as setting the maximum clock period.

**Tips**

Specify block delays (path delays) are usually a more accurate way of modelling delays, and provide a mechanism for delay calculation and backannotation of layout information.
See Also

Net, Instantiation, Continuous Assignment, Specify, Timing Control
Design Flow

The basic flow for using Verilog and synthesis to design an ASIC or complex FPGA is shown below. Iteration around the design flow is necessary, but is not shown here. Also, the design flow must be modified according to the kind of device being designed and the specific application.

<table>
<thead>
<tr>
<th>Step</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>System analysis and specification</td>
</tr>
<tr>
<td>2</td>
<td>System partitioning</td>
</tr>
<tr>
<td>2.1</td>
<td>Top level block capture</td>
</tr>
<tr>
<td>2.2</td>
<td>Block size estimation</td>
</tr>
<tr>
<td>2.3</td>
<td>Initial floorplanning</td>
</tr>
<tr>
<td>3</td>
<td>Block level design. For each block:</td>
</tr>
<tr>
<td>3.1</td>
<td>Write Register Transfer Level Verilog</td>
</tr>
<tr>
<td>3.2</td>
<td>Synthesis coding checks</td>
</tr>
<tr>
<td>3.3</td>
<td>Write Verilog test fixture</td>
</tr>
<tr>
<td>3.4</td>
<td>Verilog simulation</td>
</tr>
<tr>
<td>3.5</td>
<td>Write synthesis scripts - constraints, boundary conditions, hierarchy</td>
</tr>
<tr>
<td>3.6</td>
<td>Initial synthesis - analysis of gate count and timing</td>
</tr>
<tr>
<td>4</td>
<td>Chip integration. For complete chip:</td>
</tr>
<tr>
<td>4.1</td>
<td>Write Verilog test fixture</td>
</tr>
<tr>
<td>4.2</td>
<td>Verilog simulation</td>
</tr>
<tr>
<td>4.3</td>
<td>Synthesis</td>
</tr>
<tr>
<td>4.4</td>
<td>Gate level simulation</td>
</tr>
<tr>
<td>5</td>
<td>Test generation</td>
</tr>
<tr>
<td>5.1</td>
<td>Modify gate level netlist for test</td>
</tr>
<tr>
<td>5.2</td>
<td>Generate test vectors</td>
</tr>
<tr>
<td>5.3</td>
<td>Simulate testable netlist</td>
</tr>
<tr>
<td>6</td>
<td>Place and route (or fit) chip</td>
</tr>
<tr>
<td>7</td>
<td>Post layout simulation, fault simulation and timing analysis</td>
</tr>
</tbody>
</table>
Causes the execution of an active task or named block to terminate before all its statements have been executed.

**Syntax**

disable BlockOrTaskName;

**Where**

See Statement.

**Rules**

- Disabling a named block (begin-end or fork-join) or a task disables all tasks enabled from that block or task, and downwards through the hierarchy of enabled tasks. Execution continues with the statement following the disabled task enable statement or named block.
- A named block or task may be self-disabled by a `disable` statement inside that named block or task.
- The following are not specified when a task is disabled: the values of any outputs or inouts; events scheduled by non-blocking assignments that have not yet taken effect; assign and force statements.
- Functions cannot be disabled.

**Gotchas!**

If a task disables itself, this is not the same as returning from the task, as the outputs will not be defined.

**Synthesis**

disable is only synthesizable when a named block or task disables itself.

**Tips**

Use `disable` as a means of exiting early from tasks, and for exiting loops or continuing with the next iteration of a loop.

**Example**

```plaintext
begin : Break
  forever
  begin : Continue
    ...
    disable Continue; // Continue with next iteration
    ...
    disable Break;     // Exit the forever loop
    ...
  end // Continue
end // Break
```
Errors

This is a list of the most common Verilog errors. The top five account for about 50% of all errors.

The Top 5 Verilog Errors

- The left hand side of a procedural assignment not declared as a register.
- Missing or mismatched begin-end statements.
- Missing base ('b) for binary numbers (this means the compiler considers them to be decimal numbers).
- Using the wrong apostrophe in compiler directives (should be the backwards apostrophe, or grave accent, `) and number bases (should be the normal apostrophe, or inverted comma, ').
- Missing semicolon at the end of a statement.

Other Common Errors

- Trying to define task and function arguments in brackets after the name of the task or function.
- Forgetting to instance the module under test in a test fixture.
- Using a procedural continuous assignment instead of a continuous assignment (i.e. 'assign' in the wrong place).
- Trying to use reserved words as identifiers (e.g. xor).
- No timing controls in an always (causes it to loop indefinitely).
- Using a logical or operator ( || ) instead of the reserved word or in an event control (E.g. @(a or b) ).
- Using implicit wires for connections to vector ports.
- Connecting ports in the wrong order in a module instance.
- Incorrect bracketing (placement of begin-end) in nested if-else statements.
- Using the wrong form of 'equals'. '=' is used in assignments; '==' is used when comparing numerical values; '===' is used to match an exact sequence of 0s, 1s, Xs and Zs.
Events can be used to describe communication and synchronization in behavioural models.

**Syntax**

```
event Name,...;
{Declare the event}

-> EventName;
{Trigger the event}
```

**Where**

See Statement for `->`.

Event declarations are allowed in the following places:

```
module-<HERE>-endmodule
begin : Label-<HERE>-end
fork : Label-<HERE>-join
task-<HERE>-endtask
function-<HERE>-endfunction
```

**Rules**

Events have no value or delay; they are simply triggered by event trigger statements, and tested in edge sensitive timing controls.

**Synthesis**

Not generally synthesizable.

**Tips**

Named events are useful in test fixtures and system level models for communicating between `always`'s in the same module, or in different modules (using hierarchical names).

**Example**

```verbatim
event StartClock, StopClock;

always
fork
  begin : ClockGenerator
    Clock = 0;
    @StartClock
    forever
      #HalfPeriod Clock = !Clock;
    end
  @StopClock disable ClockGenerator;
join
```
initial
begin : stimulus
...
-> StartClock;
...
-> StopClock;
...
-> StartClock;
...
-> StopClock;
end

See Also

Timing Control
An expression calculates a value from a set of operators, names, literal values and sub-expressions. A constant expression is an expression whose value can be calculated during compilation. A scalar expression evaluates to a one bit value. Delays may be expressed using a MinTypMax expression.

**Syntax**

\[
\text{Expression} = \{\text{either}\}
\]

\[
\text{Primary} \quad \text{Operator Primary} \quad \text{[unary operator]} \\
\text{Expression \ Operator \ Expression} \quad \text{[binary operator]} \\
\text{Expression} \ ? \ \text{Expression} : \ \text{Expression} \\
\text{String}
\]

\[
\text{Primary} = \{\text{either}\}
\]

\[
\text{Number} \quad \text{Name}\{\text{Expression}\} \quad \text{[bit select]} \\
\text{Name}\{\text{Expression}\} \quad \text{[part select]} \\
\text{MemoryName}\{\text{Expression}\} \\
\{\text{Expression},...\} \quad \text{[concatenation]} \\
\{\text{Expression}\{\text{Expression},...\}\} \quad \text{[replication]} \\
\text{FunctionCall} \\
\{\text{MinTypMaxExpression}\}
\]

\[
\{\text{MinTypMax expressions are used for delays}\}
\]

\[
\text{MinTypMaxExpression} = \{\text{either}\}
\]

\[
\text{Expression} \\
\text{Expression:Expression:Expression}
\]

**Rules**

- Bit and part selects are only allowed for vector nets and **regs**, and for **integers**, and **times**.
- Part selects must address a more significant bit on the left of the colon than on the right. (The most significant bit is the value of the left hand range expression in a net or register declaration.)
- Bit and part selects that are X or Z or out of range may or may not be trapped as compiler errors. They give an expression result of X.
- There is no mechanism for a bit or part select of a memory.
- When an integer constant is used as an operand in an expression, a signed integer with no base (E.g. -5) is treated differently from a signed integer with a base (E.g. -'d5). The former is treated as a signed number; the latter as an unsigned number.
**Gotchas**

Many tools require the minimum, typical and maximum delay values in a constant MinTypMaxExpression to be ordered (e.g. min <= typ <= max).

**Example**

```
A + B
!A
(A && B) || C
A[7:0]
B[1]
-4'd12/3 // A large positive number
"Hello" != "Goodbye" // This is true (1)
$realtobits(r); // System function call
{A, B, C[1:6]} // Concatenation (8 bits)
1:2:3 // MinTypMax
```

**See Also**

Delay, Function Call, Name, Number, Operator
General purpose loop statement. Allows one or more statements to be executed iteratively.

Syntax

```plaintext
for (RegAssignment; Expression; RegAssignment) Statement
```

- `RegAssignment = RegisterLValue = Expression`
- `RegisterLValue = {either}`
- `RegisterName
  RegisterName[Expression]
  RegisterName[ConstantExpression:ConstantExpression]
  Memory[Expression]
  {RegisterLValue,...}

Where

See Statement.

Rules

When the `for` loop is executed, the initial assignment is made. Before each iteration, including the first, the expression is tested: if it is false (i.e. zero, X or Z) the loop terminates. After each loop iteration, the iteration assignment is made.

Gotchas!

Beware of using a `reg` with a small width as a loop variable. Beware also of testing for a `reg` having a negative value. Addition and subtraction operations roll round and `reg` values are treated as unsigned, so the loop expression may never become false.

```plaintext
reg [2:0] i; // i is always between 0 and 7
...
for ( i=0; i<8; i=i+1 ) // Never stops looping
  ...
for ( i=-4; i<0; i=i+1 ) // Does not execute
  ...
```

In situations like these, use an `integer` for the loop variable `i`.

Synthesis

For loops are synthesized to repeated hardware structures, provided the loop bounds are fixed.
Example

\[
\begin{align*}
V &= 0; \\
for \ ( I = 0; I < 4; I = I + 1 ) \\
begin \\
F[I] &= A[I] \& B[3-I]; \quad \text{// 4 separate and gates} \\
V &= V \^ A[I]; \quad \text{// 4 cascaded xor gates} \\
end
\end{align*}
\]

See Also

Forever, Repeat, While
Similar to a procedural continuous assignment, force overrides the behaviour of both nets and registers. It is used to aid debugging.

**Syntax**

\[
\begin{align*}
\text{Force} & \text{ NetLValue = Expression;} \\
\text{Force} & \text{ RegisterLValue = Expression;} \\
\text{Release} & \text{ NetLValue;} \\
\text{Release} & \text{ RegisterLValue;} \\
\end{align*}
\]

\[
\begin{align*}
\text{NetLValue} & = \{\text{either}\} \\
& \text{NetName} \\
& \{\text{NetName},...\} \\
\text{RegisterLValue} & = \{\text{either}\} \\
& \text{RegisterName} \\
& \{\text{RegisterName},...\}
\end{align*}
\]

**Where**

See Statement.

**Rules**

- Bit or part selects of nets or registers cannot be forced or released.
- `force` takes precedence over a procedural continuous assignment (`assign` as a procedural statement)
- A force stays in effect until another force is executed on the same nets or registers, or until the nets or registers are released.
- When a force on a register is released, the register does not necessarily change value at once. The forced value is maintained until the next procedural assignment takes place, unless a procedural continuous assignment is active for the register.
- When a force is released on a net, the value of the net is determined by the drivers of that net, and the value may be updated immediately.

**Synthesis**

Not synthesizable.

**Tips**

Use in test fixtures to override behaviour for the purposes of debugging. Do not use to model behaviour (use continuous assignments instead).
**Example**

```plaintext
force f = a && b;
...
release f;
```

**See Also**

Procedural Continuous Assignment
Causes one or more statements to be executed in an indefinite loop.

**Syntax**

```plaintext
forever
  Statement
```

**Where**

See Statement.

**Gotchas!**

A forever loop should include timing controls or be able to disable itself, otherwise it may loop infinitely.

**Synthesis**

Not generally synthesizable. Can be synthesized if successive iterations are ‘broken’ by timing controls of the form @(posedge Clock).

**Tips**

- Useful for describing clocks in test fixtures.
- Use `disable` to jump out of the loop.

**Example**

```plaintext
initial
  begin : Clocking
    Clock = 0;
    forever
      #10 Clock = !Clock;
  end

initial
  begin : Stimulus
    ... disable Clocking; // Stops the clock
  end
```

**See Also**

For, Repeat, While, Disable.
Fork

Groups statements into a parallel block, so that they are executed concurrently.

Syntax

fork [ : Label
    [Declarations...]]
    Statements...
join

Declaration = (either) Register Parameter Event

Where

See Statement.

Rules

- A fork-join block must contain at least one statement.
- Statements in a fork-join block are executed concurrently. The order of statements within a fork-join block does not matter. Timing controls are relative to the time at which the block was entered. A fork-join block completes when all included statements have been completed.
- Begin-end and fork-join blocks may be nested within themselves and each other.
- If a fork-join block is to contain local declarations, it must be named (i.e. it must have a label).
- If a fork-join block is to be disabled, it must be named.

Synthesis

Not synthesizable.

Tips

Fork-join statements are useful for describing stimulus in a concurrent fashion.

Example

initial
fork : stimulus
    #20 Data = 8'hae;
    #40 Data = 8'hxx; // This is executed last
    Reset = 0; // This is executed first
    #10 Reset = 1;
join // Completes at time 40

See Also

Begin, Disable, Statement
Function

Used to group together statements to define new mathematical or logical functions. A function is declared inside a module, and is usually called only from that module, although it may be called from elsewhere using a hierarchical name.

**Syntax**

```
function [RangeOrType] FunctionName;
   Declarations...
   Statement
endfunction
```

- `RangeOrType` = {either} `Range` integer time real realtime
- `Range` = `{ConstantExpression:ConstantExpression}
- `Declaration` = {either}
  - input [Range] Name,...;
  - Register
  - Parameter
  - Event

**Where**

```
module-<HERE>-endmodule
```

**Rules**

- A function must have at least one input argument. It may not have any outputs or inouts.
- Functions may not contain timing controls (delays, event controls or waits).
- A function returns a value by assigning the function name, as if it were a register.
- Functions may not enable tasks.
- Functions may not be disabled.

**Gotchas!**

- The inputs of a function are not listed in brackets after the function name like the ports of a module; they are simply declared in input declarations.
- If a function contains more than one statement, the statements must be enclosed in a begin-end or fork-join block.

**Synthesis**

Each call to a function is synthesized as a separate block of combinational logic.
Example

function [7:0] ReverseBits;
  input [7:0] Byte;
  integer i;
  begin
    for (i = 0; i < 8; i = i + 1)
      ReverseBits[7-i] = Byte[i];
  end
endfunction

See Also

Function Call, Task
Calls a function, which returns a value for use in an expression.

**Syntax**

FunctionName ( Expression,... );

**Where**

See Expression

**Rules**

Functions must have at least one input argument, so function calls always have at least one expression.

**Synthesis**

Each call to a function is synthesized as a separate block of combinational logic.

**Example**

Byte = ReverseBits(Byte);

**See Also**

Function, Expression, Task Enable
Verilog has a number of built in logic gate and switch models. These gates and switches can be instanced in modules to create a structural description of the module’s behaviour.

Logic Gates

and (Output, Input, ...)
nand (Output, Input, ...)
or (Output, Input, ...)
nor (Output, Input, ...)
xor (Output, Input, ...)
xnor (Output, Input, ...)

Buffer and Inverter Gates

buf (Output, ..., Input)
not (Output, ..., Input)

Tristate Logic Gates

bufif0 (Output, Input, Enable)
bufif1 (Output, Input, Enable)
notif0 (Output, Input, Enable)
notif1 (Output, Input, Enable)

MOS Switches

nmos (Output, Input, Enable)
mos (Output, Input, Enable)
rnmos (Output, Input, Enable)
rpmos (Output, Input, Enable)

CMOS Switches

cmos (Output, Input, NEnable, PEnable)
rcmos (Output, Input, NEnable, PEnable)

Bidirectional Pass Switches

tran (Inout1, Inout2)
tran (Inout1, Inout2)

Bidirectional Pass Switches with Control

tranif0 (Inout1, Inout2, Control)
tranif1 (Inout1, Inout2, Control)
rtarnif0 (Inout1, Inout2, Control)
rtarnif1 (Inout1, Inout2, Control)

Pullup and Pulldown Sources

pullup (Output)
pulldown (Output)
**Truth Tables**

The logic values L and H in these tables represent results which have a partially unknown value. L is either 0 or Z, and H is either 1 or Z.

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>X</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td>and</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>0</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>Z</td>
<td>0</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>X</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td>nor</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>1</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>Z</td>
<td>1</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>X</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td>or</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>Z</td>
<td>X</td>
<td>1</td>
<td>X</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>X</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td>xor</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>Z</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>X</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td>xnor</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>Z</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>X</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td>buf</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>0</td>
<td>X</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>Z</td>
<td>0</td>
<td>Z</td>
<td>1</td>
</tr>
<tr>
<td>not</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>0</td>
<td>X</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>Z</td>
<td>0</td>
<td>Z</td>
<td>1</td>
</tr>
</tbody>
</table>

For buf and not gates with more output, the outputs all have the same value.
<table>
<thead>
<tr>
<th>bufif0</th>
<th>Enable</th>
<th>bufif1</th>
<th>Enable</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 Z L L</td>
<td>0 Z 0 L L</td>
<td>1 1 Z H H</td>
<td>1 Z 1 H H</td>
</tr>
<tr>
<td>X X Z X X</td>
<td>X Z X X X</td>
<td>Z X Z X X</td>
<td>Z X X X X</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>notif0</th>
<th>Enable</th>
<th>notif1</th>
<th>Enable</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 Z H H</td>
<td>0 Z 1 H H</td>
<td>1 0 Z L L</td>
<td>1 Z 0 L L</td>
</tr>
<tr>
<td>X X Z X X</td>
<td>X Z X X X</td>
<td>Z X Z X X</td>
<td>Z X X X X</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>pmos</th>
<th>Control</th>
<th>rmos</th>
<th>Control</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 Z L L</td>
<td>0 Z 0 L L</td>
<td>1 1 Z H H</td>
<td>1 Z 1 H H</td>
</tr>
<tr>
<td>X X Z X X</td>
<td>X Z X X X</td>
<td>Z Z Z Z Z</td>
<td>Z Z Z Z Z</td>
</tr>
</tbody>
</table>

\[ \text{cmos (W, Datain, NControl, PControl);} \]

\[ \text{is equivalent to} \]

\[ \text{nmos (W, Datain, NControl);} \]

\[ \text{pmos (W, Datain, PControl);} \]
Rules

The switches \texttt{nmos}, \texttt{pmos}, \texttt{cmos}, \texttt{tran}, \texttt{tranif0} and \texttt{tranif1}, when open, do not change the strength of the input when it is propagated to the output. The resistive switches \texttt{rnmos}, \texttt{rpmos}, \texttt{rcmos}, \texttt{rtran}, \texttt{rtranif0} and \texttt{rtranif1} reduce the strength of the propagated value as follows:

<table>
<thead>
<tr>
<th>Strength</th>
<th>Reduces to</th>
</tr>
</thead>
<tbody>
<tr>
<td>supply</td>
<td>pull</td>
</tr>
<tr>
<td>strong</td>
<td>pull</td>
</tr>
<tr>
<td>pull</td>
<td>weak</td>
</tr>
<tr>
<td>large</td>
<td>medium</td>
</tr>
<tr>
<td>weak</td>
<td>medium</td>
</tr>
<tr>
<td>medium</td>
<td>small</td>
</tr>
<tr>
<td>small</td>
<td>small</td>
</tr>
<tr>
<td>highz</td>
<td>highz</td>
</tr>
</tbody>
</table>

See Also

User Defined Primitive, Instantiation
The Verilog HDL is defined by the IEEE standard Verilog Hardware Description Language Reference Manual 1364-1995. This document was derived from the OVI Verilog reference manuals 1.0 and 2.0, which in turn were based on the Cadence Verilog LRM, version 1.6. Prior to the standardisation process, the Cadence Verilog-XL simulator had provided a de facto language standard. Many third part simulators attempted to conform to this de facto standard.

Whilst the aim of the standardisation process was to standardize the existing Verilog language, as implemented by Verilog-XL, there are a few differences between the IEEE standard language and the de facto standard. As a result, simulators may or may not support some or all the following features.

- Arrays of primitive and module instances (See Instantiation).
- Macro definitions with arguments (See `define).
- `undef.
- Numeric strength values are not supported by the IEEE standard (See Compiler Directives)
- Many system tasks and functions and compiler directives supported by Verilog-XL are not in the IEEE standard.
- The destination of path delays in a specify block is allowed by the IEEE standard to be a register or a net, provided the net or register has only one driver inside the module. Previously, the destination was much more restricted. (See Specify)
- Specify path delay expressions may have up to 12 delay expressions separated by commas. Previously, a maximum of 6 expressions was allowed. (See Specify)
- The position of the reserved words `scalared and vectored in net declarations has changed. Previously, the reserved word always came immediately in front of the vector range. In the IEEE standard it comes immediately after the net type. (See Net)
- There are no restrictions on the relative sizes of the minimum, typical and maximum values in constant MinTypMax expressions. Previously the minimum delay had to be less than or equal to the typical delay, and this had to be less than or equal to the maximum delay.
- The IEEE standard implies that MinTypMax expressions do not need to be enclosed in brackets when used for delays. Previously, brackets were required.
A statement which executes one of two statements or blocks of statements dependent on a condition expression.

**Syntax**

```verbatim
if (Expression)
    Statement
[else
    Statement]
```

**Where**

See Statement.

**Rules**

The Expression is considered to be true if it is non-zero, and false if it is zero, X or Z.

**Gotchas!**

- If more than one statement is required to be executed in either the if or the else branch, the statements must be enclosed in a begin-end or fork-join block.
- Take care with nested if-else statements when the else part is omitted. An else is associated with the immediately preceding if, unless an appropriate begin-end is present. Verilog compilers do not understand indentation in the source code!

**Synthesis**

- Assignments within if statements generally synthesize to multiplexers.
- Incomplete assignments, where outputs remain unchanged for certain input conditions, synthesize to transparent latches in an unclocked always, and to recirculation in a clocked always.
- In some circumstances, nested if statements synthesize to multiple logic levels. This can be avoided by using a case statement instead.

**Tips**

A set of nested if-else statements can be used to give priority to the conditions tested first. To decode a value without giving priority to certain conditions, use a case statement instead.
Example

if (C1 && C2)
begin
  V = !V;
  W = 0;
  if (!C3)
    X = A;
  else if (!C4)
    X = B;
  else
    X = C;
end

See Also

Case, Operators
Initial

Contains a statement or block of statements which is executed only once, starting at the beginning of simulation.

Syntax

```
initial
Statement
```

Where

```
module-<HERE>-endmodule
```

Synthesis

Not synthesizable.

Gotchas!

An `initial` with more than one statement needs a begin-end or fork-join block to enclose the statements.

Tips

Use `initials` in test fixtures to describe stimulus.

Example

The following example shows the use of `initial` to generate vectors in a test fixture:

```verilog
reg Clock, Enable, Load, Reset;
reg [7:0] Data;
parameter HalfPeriod = 5;

initial
begin : ClockGenerator
    Clock = 0;
    forever
        #(HalfPeriod) Clock = !Clock;
    end
end

initial
begin
    Load = 0;
    Enable = 0;
    Reset = 0;
    #20  Reset = 1;
    #100 Enable = 1;
    #100 Data = 8'haa;
    Load = 1;
    #10  Load = 0;
    #500 disable ClockGenerator; // Stops clock generator
end
```
See Also
Always
An instance is a unique copy of a module, UDP or gate. Hierarchy in a design is created by instancing modules; the behaviour of a design can be described structurally, by making instances of UDPs, gates and other modules, connecting them together with nets.

**Syntax**

\[
\text{ModuleName \#(Expression,...) ModuleInstance,...;}
\]

\[
\text{UDPOrGateName [Strength] [Delay] PrimitiveInstance,... ;}
\]

\[
\text{ModuleInstance =}
\]

\[
\text{InstanceName [Range] ([PortConnections])}
\]

\[
\text{PrimitiveInstance =}
\]

\[
\text{[InstanceName [Range]] (Expression,...)}
\]

\[
\text{Range = [ConstantExpression:ConstantExpression]}
\]

\[
\text{PortConnections = \{either\}}
\]

\[
\text{[Expression],... [ordered connection]}
\]

\[
\text{.PortName([Expression]),... [named connection]}
\]

**Where**

```
module-<HERE>-endmodule
```

**Rules**

- Named port connections are only allowed for module instances.
- Where an ordered port connection list is given, the first element connects to the first port of the module or gate, the second element to the second port etc.
- Where a named port connection list is given, the names must correspond to the module’s ports, but the order of connections is irrelevant.
- Module ports may be left unconnected in an ordered port connection list by omitting an expression, leaving two adjacent commas. Ports may be left unconnected in a named port connection list either by omitting the name altogether, or by leaving the bracketed expression blank.
- Arbitrary expressions may be used to connect to input ports, but output ports may only be connected to nets, bit or part selects of nets or concatenations of these. Input expressions create implicit continuous assignments.
- Where a range is given as part of an instance name, this indicates an array of instances. When the bit length of a port expression is the same as the bit length of the corresponding port of the module, UDP or gate being instanced, the entire expression is connected to that port of each instance. If the bit lengths are different, each instance gets a part select of the expression, as specified in the range, starting with the right-hand index. It is an error if there are too many or two few bits to connect to all instances.
- The # notation is used in two different ways. It is used both to override the values of one or more parameters in a module instance, and to specify delays for a UDP or gate instance. For a module instance, the first expression
replaces the value of the first parameter declared in the module; the second
eexpression replaces the value of the second parameter etc.

- Instances of the gates **pullup**, **pulldown**, **tran** and **rtran** are not allowed to
  have a delay.
- Strengths may not be specified for switches (**nmos**, **pmos**, **cmos**, **rnmos**,
  **rpmos**, **rcmos**, **tran**, **rtran**, **tranif0**, **tranif1**, **rtranif0** and **rtranif1**).

**Gotchas!**
- It is easy to swap two ports accidentally in an ordered list. If the ports are both
  the same width and direction, the first indication that anything is amiss may be
  when incorrect results are seen in simulation. Such errors can be difficult to
  debug. Use named port connections to avoid this problem for module
  instances.
- Arrays of module, UDP or gate instances are a recent addition to the Verilog
  language, and are not supported by all tools.

**Synthesis**

Instances of UDPs and switches are not generally synthesizable.

**Tips**

- Use named connections for module ports to improve readability and reduce
  the likelihood of errors (See above).
- Do not use port expressions, other than bit or part selects and
  concatenations. Use a separate continuous assignment instead.

**Example**

**UDP instance**

\[ \text{Nand2} \ (\text{weak1}, \text{pull0}) \ #(3,4) \ (F, A, B); \]

**Module instance**

\[ \text{Counter U123} \ (.\text{Clock}(\text{Clk}), .\text{Reset}(\text{Rst}), .\text{Count}(\text{Q})); \]

In the two following examples, the port QB is unconnected

\[ \text{DFF Ff1} \ (.\text{Clk} \ (\text{Clk}), .\text{D} \ (\text{D}), .\text{Q}(\text{Q}), .\text{QB}()); \]
\[ \text{DFF Ff2} \ (Q, \ Clk, \ D); \]

The following is an and-nor, showing an expression in port connection list

\[ \text{nor} \ (F, \ A \& \ B, \ C) \quad // \text{Not recommended} \]
The following example shows an array of instances

module Tristate8 (out, in, ena);
    output [7:0] out;
    input [7:0] in;
    input ena;

    bufif1 U1[7:0] (out, in, ena);

    /* Equivalent (except the instance names) to ... */
    bufif1 U1_7 (out[7], in[7], ena);
    bufif1 U1_6 (out[6], in[6], ena);
    bufif1 U1_5 (out[5], in[5], ena);
    bufif1 U1_4 (out[4], in[4], ena);
    bufif1 U1_3 (out[3], in[3], ena);
    bufif1 U1_2 (out[2], in[2], ena);
    bufif1 U1_1 (out[1], in[1], ena);
    bufif1 U1_0 (out[0], in[0], ena);

endmodule

See Also

Module, User Defined Primitive, Gate, Port
The module is the basic unit of hierarchy in Verilog. Modules contain declarations and functional descriptions and represent hardware components. Modules can also be used to declare parameters, tasks and functions that are used elsewhere. Such modules do not represent actual hardware components, because they do not need to include any `initial`, `always`'s, continuous assignments or instances.

**Syntax**

```
{either}
module ModuleName [{Port,...}];
ModuleItems...
endmodule
macromodule ModuleName [{Port,...}];
ModuleItems...
endmodule

ModuleItem = {either}
  Declaration
  Defparam
  ContinuousAssignment
  Instance
  Specify
  Initial
  Always
Declaration = {either}
  Port
  Net
  Register
  Parameter
  Event
  Task
  Function
```

**Where**

Modules are declared outside any other modules or UDPs.

**Rules**

- Several modules or UDPs (or both) may be described in one file. (In fact, a single module can be split across two or more files, but this is not recommended.)
- Modules may be defined using the keyword `macromodule`. The syntax is otherwise exactly the same as for modules. A Verilog compiler may compile macromodules differently from modules, for example by not creating a level of hierarchy for a macromodule instance. This might make simulation more
efficient in terms of speed or memory. In order to achieve this, macromodules may be subject to certain implementation specific restrictions. If these are not met, macromodules are treated as if they were ordinary modules.

Gotchas!
The same keyword, `endmodule`, is used at the end of both `module` and `macromodule`.

Synthesis
- Each module is synthesized as a separate hierarchical block, allowing you to control the hierarchy of the synthesized netlist, although some tools flatten the hierarchy by default.
- Not all tools support macromodules.

Tips
Have only one module per file. This eases source code maintenance for a large design.

Example
macromodule nand2 (f, a, b);
  output f;
  input a, b;
  
nand (f, a, b);
endmodule

module PYTHAGORAS (X, Y, Z);
  input [63:0] X, Y;
  output [63:0] Z;
  parameter Epsilon = 1.0E-6;
  real RX, RY, X2Y2, A, B;
  
  always @(X or Y)
  begin
    RX = $bitstoreal(X);
    RY = $bitstoreal(Y);
    X2Y2 = (RX * RX) + (RY * RY);
    B = X2Y2;
    A = 0.0;
    while ((A - B) > Epsilon || (A - B) < -Epsilon)
    begin
      A = B;
      B = (A + X2Y2 / A) / 2.0;
    end
  end

  assign Z = $realtobits(A);
endmodule
See Also

User Defined Primitive, Instantiation, Name
Any Verilog “thing” is identified by its name.

**Syntax**

- **Identifier**
- **\EscapedIdentifier** (terminates with white space)

**Rules**

- An identifier consists of letters, digits, underscores and dollars. The first character must be a letter or an underscore, and not a digit or a dollar.
- An escaped identifier is introduced by a backslash, ends with white space (a space, tab, form feed or new line), and consists of any printable characters, except white space. The backslash and white space do not form part of the identifier; so, for example, the identifier Fred is identical to the escaped identifier \Fred .
- Names in Verilog are case sensitive.
- One name cannot have more than one meaning at any particular point in the Verilog text. Inner declarations of names (e.g. names in named begin-end blocks) hide outer declarations (e.g. names in the module of which the named begin-end block is part).

**Hierarchical Names**

- Every identifier in a Verilog HDL description has a unique hierarchical name. This means that all nets, registers, events, parameters, tasks and functions can be accessed from outside the block in which they are declared, by using the hierarchical name.
- At the top of the name hierarchy are the names of modules which are not instanced. The top level test fixture is one example, although there may be more than one top-level module in a single simulation run.
- A new level of the name hierarchy is defined by every module instance, named block, task or function definition.
- The unique hierarchical name of a Verilog object is formed from the name of the top-level module at the root of the hierarchy, and the names of the module instances, named blocks, tasks or functions that contain the object, separated by periods (.)

**Upwards Name Referencing**

- A name in the form of a hierarchical name consisting of two identifiers separated by a period may reference one of the following:
  - An item in a module instanced in the current module. (This is a downward reference.)
  - An item in a top level module. (This is a hierarchical name.)
  - An item in a module instanced in a parent module of the current module. (This is an upwards name reference.)
- The first identifier in an upwards name reference may be either a module name or the name of a module instance.
Synthesis
Hierarchical names and upwards name references are not generally supported by synthesis tools.

Tips
- Generally, choose names which are meaningful to the reader. However, this is more important for global names than for local names. For example, G0123 is a bad name for a global reset, but I is an acceptable name for a loop variable.
- Do not use escaped names. These are intended to be used by EDA tools, such as netlisters or synthesis tools, which may have different name rules to Verilog.
- Only use hierarchical names in a test fixture, or in high level system models where there is no suitable alternative.
- Avoid upwards name references, as they can make the code very hard to understand, and hence to debug and maintain.

Example
The following are examples of legal names
A_99_2
Reset
_54MHz_Clock$
Module // Not the same as 'module'
\$%^&*() // Escaped identifier

The following names are illegal, for the reasons given.
123a // Starts with a number
$data // Starts with a dollar
module // A reserved word
The following example illustrates the use of hierarchical names, and an upwards name reference.

```verilog
module Separate;
    parameter P = 5; // Separate.P
endmodule

module Top;
    reg R; // Top.R
    Bottom U1();
endmodule

module Bottom;
    reg R; // Top.U1.R

    task T; // Top.U1.T
        reg R; // Top.U1.T.R;
        ...
endtask

initial
begin : InitialBlock
    reg R; // Top.U1.InitialBlock.R;
    $display(Bottom.R); // Upwards name reference to Top.U1.R
    $display(U1.R); // Upwards name reference to Top.U1.R
    ...
end
endmodule
```
Nets are used to model connections (wires and busses) in structural descriptions. The value of a net is determined by the values of the net's drivers. The drivers may be outputs of gate, UDP or module instances, or continuous assignments.

Syntax

{either}
NetType [Expansion] [Range] [Delay] NetName,...;
trireg [Expansion] [Strength] [Range] [Delay]
NetName,...;

{Net declaration with continuous assignment}
NetType [Expansion] [Strength] [Range] [Delay]
NetAssign,...;
NetAssign = NetName = Expression

NetType = {either}
wire tri
wor trior
wand triand
tri0
tri1
supply0
supply1

Expansion = {either} vectored scalared
Range = [ConstantExpression:ConstantExpression]

Where
module-<HERE>-endmodule

Rules

- **supply0** and **supply1** nets have the values 0 and 1 respectively, and Supply strength.
- When they are not being driven, **tri0** and **tri1** nets have the values 0 and 1 respectively, and Pull strength.
- If the keyword **vectored** is used, bit and part selects and strength specifications may not be permitted, and the PLI may consider the net ‘unexpanded’. If the keyword **scalared** is used, bit and part selects and strength specifications are permitted, and the PLI should consider the net ‘expanded’. These keywords are advisory.
- Nets must be declared before being used, except for ports and scalar wires in structural descriptions.
Truth Tables

These tables show how conflicts are resolved, when a net has two or more drivers, assuming the strength values are the same for each driver. If not, the driving value with the highest strength drives the net.

<table>
<thead>
<tr>
<th>wire tri</th>
<th>0</th>
<th>1</th>
<th>X</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>X</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>Z</td>
<td>0</td>
<td>1</td>
<td>X</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>wand triand</th>
<th>0</th>
<th>1</th>
<th>X</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>0</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>Z</td>
<td>0</td>
<td>1</td>
<td>X</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>wor triior</th>
<th>0</th>
<th>1</th>
<th>X</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>Z</td>
<td>0</td>
<td>1</td>
<td>X</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>tri0</th>
<th>0</th>
<th>1</th>
<th>X</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>X</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>Z</td>
<td>0</td>
<td>1</td>
<td>X</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>tri1</th>
<th>0</th>
<th>1</th>
<th>X</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>X</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>Z</td>
<td>0</td>
<td>1</td>
<td>X</td>
</tr>
</tbody>
</table>

Gotchas

- The strength of a continuous assignment to a tri0 or tri1 net does not affect the value and strength of the net when it is not being driven. This is always strength Pull, and logic value 0 (tri0) or 1 (tri1).
- The position of the optional expansion reserved word scalared or vectored is different between the IEEE standard and the Cadence de facto standard. In the latter the reserved word comes immediately in front of the range.

Synthesis

- Nets are synthesized to connections, but these may be optimized away.
- Net types other than wire are not supported by all synthesis tools.
Tips

- Declare all nets explicitly at the top of each module, even when an implicit declaration would be made. This improves the readability and maintainability of the Verilog code, by making the intent clear.
- Use `supply0` and `supply1` to declare ground and power nets only.

Example

```verilog
wire Clock;
wire [7:0] Address;
tril [31:0] Data, Bus;
trireg (large) C1, C2;
wire f = a && b,
g = a || b; // Continuous assignments
```

See Also

Continuous Assignment, Register
An integer or real mathematical number. Integers in Verilog are represented by bits, some of which may be unknown (X) or high impedance (Z).

**Syntax**

```
{either} BinaryNumber OctalNumber DecimalNumber
  HexNumber RealNumber

BinaryNumber = [Size] BinaryBase BinaryDigit...
OctalNumber = [Size] OctalBase OctalDigit...
DecimalNumber = {either}
  [Sign] Digit...
  [Size] DecimalBase Digit...
HexNumber = [Size] HexBase HexDigit...
RealNumber = {either}
  [Sign] Digit... .Digit...
  [Sign] Digit... [.Digit...e[Sign]Digit...
  [Sign] Digit... [.Digit...]E[Sign]Digit...

BinaryBase = {either} 'b 'B
OctalBase = {either} 'o 'O
DecimalBase = {either} 'd 'D
HexBase = {either} 'h 'H
Size = Digit...
Sign = {either} + -
Digit = {either} _ 0 1 2 3 4 5 6 7 8 9
BinaryDigit = {either} _ x X z Z ? 0 1
OctalDigit = {either} _ x X z Z ? 0 1 2 3 4 5 6 7
HexDigit = {either} _ x X z Z ? 0 1 2 3 4 5 6 7 8 9 a A
  b B c C d D e E f F
UnsignedNumber = Digit...
```

**Where**

See Expression.

**Rules**

- Base letters, hex digits, X and Z are not case sensitive in numbers.
- The characters Z and ? are equivalent in numbers.
- Numbers may not contain embedded spaces. However spaces are allowed either side of the base.
- Negative numbers are represented in two’s complement.
- An underscore is not allowed as the first character of a number. (This would be a valid identifier.) Otherwise, underscores may be included for readability, and are ignored.
- The size indicates the exact number of bits.
- The size of an unsized number may default to 32 or more bits, depending on the implementation.
If the size is greater than the number of bits specified, the number is padded on the left with 0s, unless the leftmost bit is X or Z, in which case the X or Z is used to pad to the left.

If the size is less than the number of bits specified, the number is truncated from the left.

**Gotchas!**

- A sized negative number is not sign extended when assigned to a register.
  ```verilog
  reg [7:0] byte;
  reg [3:0] nibble;
  
  initial
  begin
    nibble = -1; // i.e. 4'b1111
    byte = nibble; // byte becomes 8'b0000_1111
  end
  ```

- When a register or a sized number is used in an expression, its value is always treated as an unsigned number.
  ```verilog
  integer i;
  
  initial
  i = -8'd12 / 3; // i becomes 81 (i.e. 8'b11110100 / 3)
  ```

**Synthesis**

- 0s and 1s are synthesized as connections to ground and power respectively.
- Assignment to X is treated as "don't care". Comparison with X is treated as FALSE, except in `casex` statements. (The case equality operators `===` and `!==` are not generally synthesizable.)
- Z is used to infer tristate drivers, except in `casex` and `casez` statements, where it means "don't care".

**Tips**

- Use ? in preference to Z in `case` statement labels. Do not use ? in other contexts, because it might be confusing.
- Use underscores to make long numbers more readable.

**Example**

- `-253` // A signed decimal number
- `'bf` // An unsized hex number
- `6'o67` // A 6 bit octal number
- `8'bX` // An 8 bit unknown number (8'bxxxx_xxxx)
- `4'bz1` // All but the lsb are Z (4'bzzzl)
The following numbers are illegal for the reasons given

- `_23` // Begins with `_`
- `8' HF F` // Contains two illegal spaces
- `0ae` // Decimal number with hex digits
- `x` // A name, not a number (use 1'b)`
- `.17` // Should be 0.17

See Also

Expression, String
Operators

Operators are used in expressions to produce values from operands such as numbers, parameters and other sub-expressions. The operators in Verilog are similar to those in the C programming language.

Unary operators
+ - sign
! logical negation
~ bitwise negation
\& ~& | ~| ^ ~^ ^~ reduction (~^ and ^~ are equivalent)

Binary operators
+ - * / arithmetic
\% modulus
> >= < <= comparison
&& || logical
== != logical equality
=== !== case equality
\& | ^ ^~ ~^ bitwise (^~ and ~^ are equivalent)
<< >> shift

Other operators
A ? B : C conditional
{ A, B, C } concatenation
{ N{A} } replication

Where
See Expression.

Rules
- The logical operators treat their operands as Boolean quantities, as follows. A non-zero operand is considered True (1'b1), and zero is considered False (1'b0). An ambiguous value (i.e. one that could be True or False, such as 4'bXX00) is unknown (1'bX).
- The bitwise operators (\& | ^ ^~ ~^) and case equality operators (=== !==) treat the individual bits of their operands separately.
- A logic comparison with == or != is unknown (1'bX) if any of the bits in either operand is X or Z. (But see Gotchas!)
- A comparison with (< > <= >=) is unknown (1'bX) if the comparison is ambiguous. For example,
  2'b10 > 1'b0X // is TRUE (1'b1)
  2'b11 > 1'b1X // is Unknown (1'bX)
  (But see Gotchas!)
- The reduction operators (\& ~& | ~| ^ ~^ ^~) reduce a vector to a scalar value.
- Arithmetic operations on sized expressions 'roll-round', so that, for example,
  4'b1111 + 4b0001 gives 4b0000.
- Integer division truncates any fractional part towards zero.
• Modulus (%) gives the remainder when the first operand is divided by the second, the result taking the sign of the first operand.
• Only certain operators are allowed in real number expressions: unary + and -, and the arithmetic, relational, logical, equality and conditional operators. The result of using logical or relational operators on real numbers is a single bit value.

**Operator Precedence**

- `+ - ! ~ (unary)` - highest precedence
- `* / %`
- `+ - (binary)`
- `<< >>`  
- `< <= > >=`
- `== !=`  
- `&&`
- `& ~&&`
- `^ ^~`
- `| ~|`
- `&&`
- `||`
- `?:` - lowest precedence

**Gotchas!**

- The rules about unknown and ambiguous comparisons using `== != < > <= >=` are not followed closely by all simulators. Take care!
- Note the distinction between the unary reduction operators and the bitwise logic operators, which look the same. The meaning depends on the context, and brackets may be needed to force a particular interpretation.

**Synthesis**

- The logical, bitwise and shift operators are synthesizable as logic operations.
- The conditional operator is synthesizable as a multiplexer or tristate enable.
- The operators `+ - * < <= > >=` are synthesizable as adders, subtractors, multipliers, and comparators respectively.
- The operators `/ and % are only synthesizable as shifts, or in constant expressions (E.g. `/2` means shift right).
- Other operators are not synthesizable by all tools.

**Tips**

Use brackets rather than operator precedence to form expressions. This will prevent mistakes, and make it easier for those with less knowledge of the Verilog language to understand your expressions!
Example

-16'd10                // An expression, not a signed number!
a + b
x % y
Reset && !Enable     // Same as Reset && (!Enable)
a && b || c && d     // Same as (a && b) || (c && d)
~4'b1101               // Gives 4'b0010
&8'hff                 // Gives 1'b1 (all bits are 1)

See Also
Expression
Parameters are a means of giving names to constant values. The values of parameters can be overridden when a design is compiled (but not during simulation), thus enabling parameterization of bus widths etc.

**Syntax**

```
parameter Name = ConstantExpression,
    Name = ConstantExpression,
    ... ;
```

(Some tools support the following non-standard syntax)

```
parameter [Range] Name = ConstantExpression,
    Name = ConstantExpression,
    ... ;
Range = [ConstantExpression:ConstantExpression]
```

**Where**

- `module-<HERE>-endmodule`
- `begin : Label-<HERE>-end`
- `fork : Label-<HERE>-join`
- `task-<HERE>-endtask`
- `function-<HERE>-endfunction`

**Rules**

Parameters are constants: it is illegal to modify their values during simulation. But parameter values can be changed at compile time using `defparam`, or when a module containing parameters is instanced.

**Synthesis**

Some synthesis tools are able to treat a parameterized module as a ‘template’, which, once it has been read in, can be synthesized several times using different parameter values. All synthesis tools are able to synthesize instances of modules that include parameters that are not overridden.

**Tips**

Use parameters extensively to give meaningful names to literal values.
Example

This is an example of an N bit parameterizable shift register. Different instances of Shifter can have different widths.

```verilog
defmodule Shifter (Clock, In, Out, Load, Data);
    parameter NBits = 8;
    input Clock, In, Load;
    input [NBits-1:0] Data;
    output Out;

    always @(posedge Clock)
        if (Load)
            ShiftReg <= Data;
        else
            ShiftReg <= {ShiftReg[NBits-2:0], In}

    assign Out = ShiftReg[NBits-1];
endmodule

module TestShifter;
    ...  
    defparam U2.NBits = 10;
    Shifter #(16) U1 (...);        // 16-bit shift register
    Shifter U2 (...)               // 10-bit shift register
endmodule

See Also
`define, Defparam, Instantiation, Specparam
```
A specparam used in a specify block to control pulse propagation. A pulse is two scheduled transitions on the output of a module that occur in a shorter period than the delay through the module to the output.

By default, pulses are rejected by the simulator; this means that only transitions which are longer than the delay through the module are propagated. This effect is called “inertial delay”. The PATHPULSE$ specparam allows this default behaviour to be modified.

Syntax

{either}
PATHPULSE$ = (Limit [, Limit]);
[(Reject,Error)]
PATHPULSE$Input$Output = (Limit [, Limit]);

Limit = ConstantMinTypMaxExpression

Where

specify-<HERE>-endspecify

Rules

- If the error limit is not given, it is the same as the reject limit.
- A pulse that is shorter than the reject limit will not propagate to the output.
- A pulse that is longer than the reject limit, but shorter than the error limit will propagate as 1'bX.
- A pulse that is longer than the error limit will propagate normally.
- A PATHPULSE$Input$Output specparam overrides the general PATHPULSE$ specparam in the same module, for delays from ‘input’ to ‘output’.

Synthesis

Delay constructs, including specify blocks, are ignored by synthesis tools.

Example

specify
(clk => q) = 1.2;
(rst => q) = 0.8;
specparam PATHPULSE$clk$q = (0.5,1),
PATHPULSE = (0.5);
endspecify

See Also

Specify, Specparam
The ports of modules model the pins or edge connectors of hardware components.

Syntax

{definition}

{either}

PortExpression  = {either}
.PortName([PortExpression])  {ordered list}

PortReference = {either}
.PortName,...

{named list}

PortReference = {either}
.Name
.Name[ConstantExpression]
.Name[ConstantExpression:ConstantExpression]

{declaration}

{either}

input [Range] Name,...;  {of port reference}
output [Range] Name,...;  {of port reference}
inout [Range] Name,...;   {of port reference}

Range  = [ConstantExpression:ConstantExpression]

{In a part-select or range, the left-hand expression is the MSB and the right-hand expression is the LSB}

Where

module {<HERE>};  {definition}
<HERE>  {declaration}
...
endmodule

Rules

• All the ports in a list of port definitions must be specified by order, or by name. The two cannot be mixed.

• A name with no port expression (E.g. A()) defines a port which does not connect to anything in the module.

• As well as being defined in a port list, each port must be declared as an input, output or inout (bidirectional).

• As well as being declared as an input, output, or inout, a port may also be declared as a net or register; if not, it is implicitly declared as a wire with the same range as the corresponding input, output or inout. If a port is declared as a vector, the ranges of the two declarations must be identical.
• Inputs and inouts may not be declared as registers.
• (Output) ports may not be declared with type real or realtime.

Tips
• Do not put ports in text fixture modules.
• Named port lists are rarely used, and as a result are not widely understood. They are not recommended.

Example
module (A, B[1], C[1:2]);
  input A;
  input [1:1] B;
  output [1:2] C;
module (.A(X), .B(Y[1]), .C(Z[1:2]));
  input X;
  input [1:1] Y;
  output [1:2] Z;

See Also
Module, User Defined Primitive, Instantiation
Procedural Assignment

Changes the value of registers, or schedules a change for the future.

Syntax

{Blocking assignment}

\[\text{RegisterLValue} = \{\text{TimingControl}\} \ \text{Expression} ;\]

{Non-blocking assignment}

\[\text{RegisterLValue} <= \{\text{TimingControl}\} \ \text{Expression} ;\]

\[\text{RegisterLValue} = \{\text{either}\}
\begin{align*}
&\text{RegisterName} \\
&\text{RegisterName}[\text{Expression}] \\
&\text{RegisterName}[\text{ConstantExpression}:\text{ConstantExpression}] \\
&\text{Memory}[\text{Expression}] \\
&\{\text{RegisterLValue,…}\}
\end{align*}\]

Where

See Statement.

Rules

- Assignments to regs do not sign extend.
- Bit and part selects are not allowed for registers of type real and realtime.
- The expression on the right hand side is evaluated when the assignment statement is executed, but the left hand side is not updated until the timing control event or delay (called the “intra-assignment delay”) has occurred.
- A blocking assignment does not complete until the left hand side has been updated (i.e. after the intra-assignment delay has elapsed). The next statement in a begin-end block is not executed until this happens. A fork-join block does not complete until all the included blocking assignments have completed.
- Events scheduled by non-blocking assignments do not take effect until after all blocking assignment events at the same simulation time have been processed.

\[A <= #5 0;\]
\[A = #5 1; \quad \{\text{A will be 0 at the end of time 5}\}\]

Gotchas!

A register may be assigned in more than one initial or always. The value of the register at any time is determined by the most recent event, irrespective of the source of the event. This is different from what happens with nets. A net may be driven from two or more different sources, the resulting value depending on the type of the net (wire, wand etc.)
Synthesis

- Delays are ignored for synthesis.
- Intra-assignment event controls are not synthesizable.
- The same register may not be assigned from more than one `always`.
- The same register may not be assigned with both non-blocking and blocking assignments.
- The right hand side expression is synthesized to combinational logic. In a combinational `always`, the left hand side is synthesized to wires, or latches for incomplete assignments. In a clocked `always`, the left hand side of a non-blocking assignment is synthesized as flip-flops, and the left hand side of a blocking assignment is synthesized as a connection, unless it is used outside the `always`, or the value is read before it is assigned.

Tips

- Use non-blocking assignments to infer flip-flops, and blocking assignments otherwise. This prevents races between clocked `always`'s. It also makes the intention clear, and should help to avoid unwanted flip-flops.
- Use a simple intra-assignment delay to avoid RTL clock skew problems, in the case where a clock tree is modelled.

Example

```verilog
always @(Inputs)
begin : CountOnes
    integer I;
    f = 0;
    for (I=0; I<8; I=I+1)
        if (Inputs[I])
            f = f + 1;
end

always @Swap         // Swap the values of a and b
fork
    a = #5 b;
    b = #5 a;
join                   // Completes after a delay of 5

always @(posedge Clock)
begin
    c <= b;
    b <= a;          // Uses the 'old' value of 'b'
end

Delay a non-blocking assignment to overcome clock skew.
always @(posedge Clock)
    Count <= #1 Count + 1;
```
Assert Reset for one clock period on the fifth negative edge of Clock.

```verilog
initial
begin
    Reset = repeat(5) @(negedge Clock) 1;
    Reset = @(negedge Clock) 0;
end
```

**See Also**

Timing Control, Continuous Assignment
A procedural continuous assignment, when active, assigns values to one or more registers, and prevents ordinary procedural assignments from affecting the values of the assigned registers.

**Syntax**

```plaintext
assign RegisterLValue = Expression ;
deassign RegisterLValue ;

RegisterLValue = (either)
  RegisterName
  RegisterName[Expression]
  RegisterName[ConstantExpression:ConstantExpression]
  MemoryName[Expression]
  (RegisterLValue,...)
```

**Where**

See Statement.

**Rules**

- After it is executed, a procedural continuous assignment remains in force on the assigned register(s) until it is deassigned, or until another procedural continuous assignment is made to the same register.
- A **force** on a register overrides a continuous assignment on that register, until it is released, when the continuous assignment again takes effect.

**Gotchas!**

Continuous assignments are not the same as procedural continuous assignments, although they are similar. Make sure that you place assign in the correct place. A procedural continuous assignment goes where statements are allowed (inside initial, always, task, function etc.). A continuous assignment goes outside any initial or always.

**Synthesis**

Procedural continuous assignments are not synthesizable by all tools.

**Tips**

Procedural continuous assignments can be used to model asynchronous resets and interrupts.
Example

always @ (posedge Clock)
    Count = Count + 1;

always @(Reset)  // Asynchronous Reset
    if (Reset)
        assign Count = 0;  // Prevents counting, until Reset goes low
    else
        deassign Count;  // Resume counting on next posedge Clock

See Also

Continuous Assignment, Force
The Verilog Programming Language Interface (PLI) provides a means for users to call functions written in the C programming language from a Verilog module. Such functions may dynamically access and modify data in an instantiated Verilog data structure, and the PLI provides a library of C language functions to facilitate this.

The PLI is invoked via user defined system tasks and functions, which the user writes to augment the built in system tasks and functions. Like the built in ones, user defined system tasks and functions have names that start with a $ character. A user defined system task or function hides a built in system task or function having the same name.

The following are possible applications for the PLI:

- Delay calculators
- Test vector readers
- Graphical waveform displays
- Source code debuggers
- Interfacing models written in C or another language, such as VHDL, or a hardware modeller.

A full discussion of the Programming Language Interface is outside the scope of this reference guide.
Registers store values assigned in initials always’s, tasks and functions. They are used extensively in behavioural modelling.

Syntax

{either}
reg [Range] RegisterOrMemory,...;
integer RegisterOrMemory,...;
time RegisterOrMemory,...;
real RegisterName,...;
realtime RegisterName,...;

RegisterOrMemory = {either}
  RegisterName
  MemoryName Range
Range = [ConstantExpression:ConstantExpression]

Where

module-<HERE>-endmodule
begin : Label-<HERE>-end
fork : Label-<HERE>-join
task-<HERE>-endtask
function-<HERE>-endfunction

Rules

- Registers may only be assigned using procedural assignments.
- In a given implementation, integers may have a maximum size, but it will be at least 32 bits. The length of a time register is similarly guaranteed to be at least 64 bits.
- A register of type integer or time generally behaves like a reg with the same number of bits. Individual bits and part selects of integers and times can be made in the same way as they can for regs. However, in an expression, the value of an integer is treated as a signed value, whereas the value of a reg or time is treated as unsigned.
- Memory arrays may only be accessed (read or written) one whole element at a time. To access individual bits of an element in a memory array, the contents of the element must first be copied to an appropriate register.

Gotchas!

- Whilst the term ‘register’ implies a hardware register (i.e. a flip-flop), the name is supposed to indicate a software register (i.e. a variable). Verilog registers can be and are used to describe and synthesize both combinational logic, latches, flip-flops and connections.
- Type realtime is a recent addition to the Verilog language, and is not yet supported by all tools.
The concept of signed and unsigned values is not fully consistent between
the LRM and in the way different simulators work. Be careful when using
signed numbers and vectors having a width of more than 32 bits.

**Synthesis**

- **Real**, **time** and **realtime** are not synthesizable.
- In a combinational **always**, registers are synthesized to wires, or, if
  incompletely assigned, to latches. In a clocked **always**, registers are
  synthesized to wires or flip-flops, depending on the context.
- An integer synthesizes to 32 bits with current tools. The value is represented
  as a binary number. Negative numbers are represented in two's complement
  format.
- Memory arrays will synthesize to flip-flops or wires, depending on the context
  in which they are used. They do not synthesize to RAM or ROM components.

**Tips**

Use **reg** for describing logic, **integer** for loop variables and calculations, **real**
in system models, and **time** and **realtime** for storing simulation times in test
fixtures.

**Example**

```vhdl
reg a, b, c;
reg [7:0] mem[1:1024], byte;  // 'byte' is not a memory array
integer i, j, k;
time now;
real r;
realtime t;
```

The following fragment shows how regs and integers are commonly used.

```vhdl
integer i;
reg [15:0] V;
reg Parity;

always @(V)
  for ( i = 0; i <= 15; i = i + 1 )
    Parity = Parity ^ V[i];
```

**See Also**

Net
Repeat

Repeats one or more statements a specified number of times.

Syntax

```
repeat (Expression)
Statement
```

Where

See Statement.

Rules

The number of loop iterations is determined by the numerical value of the expression. If this is 0, X or Z, no loop iterations are made.

Synthesis

Only synthesizable with some tools, and only then if the loop is 'broken' by a clock event (E.g. @(posedge Clock) ) in each executable branch of the loop.

Example

```
initial
begin
    Clock = 0;
    repeat (MaxClockCycles)
    begin
        #10 Clock = 1;
        #10 Clock = 0;
    end
end
```

See Also

For, Forever, While, Timing Control
This is a complete list of reserved identifiers in Verilog. These reserved identifiers must not be used as user defined identifiers, unless they are escaped or are not lower-case.

<table>
<thead>
<tr>
<th>and</th>
<th>for</th>
<th>output</th>
<th>strong1</th>
</tr>
</thead>
<tbody>
<tr>
<td>always</td>
<td>force</td>
<td>parameter</td>
<td>supply0</td>
</tr>
<tr>
<td>assign</td>
<td>forever</td>
<td>pmos</td>
<td>supply1</td>
</tr>
<tr>
<td>begin</td>
<td>fork</td>
<td>posedge</td>
<td>table</td>
</tr>
<tr>
<td>buf</td>
<td>function</td>
<td>primitive</td>
<td>task</td>
</tr>
<tr>
<td>bufif0</td>
<td>highz0</td>
<td>pulldown</td>
<td>tran</td>
</tr>
<tr>
<td>bufif1</td>
<td>highz1</td>
<td>pullup</td>
<td>tranif0</td>
</tr>
<tr>
<td>case</td>
<td>if</td>
<td>pull0</td>
<td>tranif1</td>
</tr>
<tr>
<td>casex</td>
<td>ifnone</td>
<td>pull1</td>
<td>time</td>
</tr>
<tr>
<td>casez</td>
<td>initial</td>
<td>rcmos</td>
<td>tri</td>
</tr>
<tr>
<td>cmos</td>
<td>inout</td>
<td>real</td>
<td>triand</td>
</tr>
<tr>
<td>deassign</td>
<td>input</td>
<td>realtime</td>
<td>trior</td>
</tr>
<tr>
<td>default</td>
<td>integer</td>
<td>reg</td>
<td>trireg</td>
</tr>
<tr>
<td>delfparam</td>
<td>join</td>
<td>release</td>
<td>tri0</td>
</tr>
<tr>
<td>disable</td>
<td>large</td>
<td>repeat</td>
<td>tri1</td>
</tr>
<tr>
<td>edge</td>
<td>macromodule</td>
<td>rmos</td>
<td>vectored</td>
</tr>
<tr>
<td>else</td>
<td>medium</td>
<td>rpmos</td>
<td>wait</td>
</tr>
<tr>
<td>end</td>
<td>module</td>
<td>rtran</td>
<td>wand</td>
</tr>
<tr>
<td>endcase</td>
<td>nand</td>
<td>rtranif0</td>
<td>weak0</td>
</tr>
<tr>
<td>endfunction</td>
<td>negedge</td>
<td>rtranif1</td>
<td>weak1</td>
</tr>
<tr>
<td>endprimitive</td>
<td>nor</td>
<td>scalared</td>
<td>while</td>
</tr>
<tr>
<td>endmodule</td>
<td>not</td>
<td>small</td>
<td>wire</td>
</tr>
<tr>
<td>endspecify</td>
<td>notif0</td>
<td>specify</td>
<td>wor</td>
</tr>
<tr>
<td>endtable</td>
<td>notif1</td>
<td>specparam</td>
<td>xnor</td>
</tr>
<tr>
<td>endtask</td>
<td>nmos</td>
<td>strength</td>
<td>xor</td>
</tr>
<tr>
<td>event</td>
<td>or</td>
<td>strong0</td>
<td></td>
</tr>
</tbody>
</table>
A specify block is used to describe path delays from a module’s inputs to its outputs, and timing constraints such as setup and hold times. A specify block allows the timing of a design to be described separately from the behaviour or structure of a design.

**Syntax**

```specify
specify
  SpecifyItems...
endspecify

SpecifyItem = {either}
  Specparam
  PathDeclaration
  TaskEnable [Timing checks only]
PathDeclaration = {either}
  SimplePath = PathDelay;
  EdgeSensitivePath = PathDelay;
  StateDependentPath = PathDelay;
SimplePath = {either}
  (Input,... [Polarity] => Output,...) [full]
  (Input [Polarity] => Output) [parallel]
EdgeSensitivePath = {either}
  ([Edge] Input,... => Output,... [Polarity]:Expression)
  ([Edge] Input => Output [Polarity]:Expression)
StateDependentPath = {either}
  if (Expression) SimplePath = PathDelay;
  if (Expression) EdgeSensitivePath = PathDelay;
  ifnone SimplePath = PathDelay;
Input = {either}
  InputName
  InputName[ConstantExpression]
  InputName[ConstantExpression:ConstantExpression]
Output = {either}
  OutputName
  OutputName[ConstantExpression]
  OutputName[ConstantExpression:ConstantExpression]
Edge = {either} posedge negedge
PathDelay = {either}
  ListOfPathDelays
  (ListOfPathDelays)
```
**Rules**

- Paths must start at the module’s inputs and end at the module’s outputs, and must have only one driver inside the module.
- Full (\(\Rightarrow\)) or parallel (\(\Rightarrow\)) connections may be described in a path declaration. A full connection indicates all possible paths from the inputs to the outputs. A parallel connection indicates paths from the bits of one named input to the corresponding bits of one named output.
- The optional polarity in module paths indicates whether a path is inverting (positive polarity) or not inverting (negative polarity); it does not affect simulation, but may be used by other tools such as timing verifiers.
- The data expression in edge sensitive paths likewise does not affect simulation.
- State dependent path delay (SDPD) expressions may reference only ports, constants and locally defined registers or nets. A limited set of operators is valid in SDPD expressions: bitwise (\(~ \& \ | \ ^ \ ^~ \ ^\sim\)), logical and equality (\(== \neq \&& \|| \!\)), reduction (\& \ | \ ^ \ ^~ \ ^\sim\)), concatenation, replication and conditional (\{ \} \{{{\}}} \?:\). The path delays only affect the paths if the conditional expression is true. (1, X and Z are all considered true in SDPD expressions.)
- **ifnone** defines the default SDPD if no **if** conditions are true. It is illegal to have both an **ifnone** SDPD and a simple path delay for the same path.
- Unconditional paths take precedence over SDPD paths.
- Edge sensitive SDPD path declarations for the same path must be unique, with either a different condition, or a different edge (or both). The output must be referenced in the same way (entire port, bit select or part select) in each declaration.
- If a module contains both specify delays and distributed delays (on gate and UDP instances and nets), the largest is used for each path.

**Synthesis**

Specify blocks are ignored or forbidden by synthesis tools.
Gotchas!

- The list of 12 delays for a path is not supported by all implementations.
- The rules for path destinations are more flexible than many implementations currently support.

Tips

- Use specify blocks to describe delays of cells in a library. Bear in mind how delays will be calculated when modelling libraries. A PLI based delay calculator will need to access the information in the specify blocks of all the cells of a design.
- Use specify blocks to describe the timing of ‘black box’ components in conjunction with a timing verification or synthesis tool which supports specify blocks.
Example

module M (F, G, Q, Qb, W, A, B, D, V, Clk, Rst, X, Z);
  input A, B, D, Clk, Rst, X;
  input [7:0] V;
  output F, G, Q, Qb, Z;
  output [7:0] W;
  reg C;

  // Functional Description ...

  specify
    specparam TLH$Clk$Q = 3,
    THL$Clk$Q = 4,
    TLH$Clk$Qb = 4,
    THL$Clk$Qb = 5,
    Tsetup$Clk$D = 2.0,
    Thold$Clk$D = 1.0;

  // Simple path, full connection
  (A, B => F) = (1.2:2.3:3.1, 1.4:2.0:3.2);

  // Simple path, parallel connection, positive polarity
  (V => W) = 3,4,5;

  // Edge-sensitive paths, with polarity
  (posedge Clk => Q +: D) = (TLH$Clk$Q,THL$Clk$Q);
  (posedge Clk => Qb -: D) = (TLH$Clk$Qb,THL$Clk$Qb);

  // State dependent paths
  if (C) (X => Z) = 5;
  if ({!C && V == 8'hff} (X => Z) = 4;
  ifnone (X => Z) = 6;          // Default SDPD, X to Z

  // Timing checks
  $setuphold(posedge Clk, D,
    Tsetup$Clk$D, Thold$Clk$D, Err);
endspecify
endmodule

See Also
Specparam, PATHPULSES$, $setup
Specparam

Like a parameter, but only used inside a specify block.

Syntax

specparam Name = ConstantExpression,
             Name = ConstantExpression,
             ...;

Where

specify.<HERE>.endspecify

Rules

- Constant expressions in specify blocks may use numbers and specparams,
  but not parameters. Specparams may not be used outside specify blocks.
- Specparams may not be overridden using defparam, or using # in module
  instantiations. They can be modified using the Programming Language
  Interface (PLI).

Tips

- Use specparams rather than literal numbers in specify blocks.
- Adopt a naming convention for specparams, so that they can be modified, if
  necessary, by a delay calculator which uses the PLI.

Example

specify
    specparam tRise$a$f = 1.0,
    tFall$a$f = 1.0,
    tRise$b$f = 1.0,
    tFall$b$f = 1.0;
    (a *> f) = (tRise$a$f, tFall$a$f);
    (b *> f) = (tRise$b$f, tFall$b$f);
endspecify

See Also

PATHPULSE$, Specify
The behaviour of a block of hardware can be described using statements. Statements execute at times defined by timing controls (delays, event controls and waits). Whenever two or more statements are required together they must be enclosed in begin-end or fork-join blocks. In a begin-end block, statements are executed in sequence; in a fork-join block they are executed in parallel. Statements in one *initial* or *always* are executed concurrently with those in any other *initial* or *always*.

**Syntax**

```
{either}
;
{Null statement}
TimingControl Statement
{Statement may be Null}
Begin
Fork
ProceduralAssignment
ProceduralContinuousAssignment
Force
If
Case
For
Forever
Repeat
While
Disable
-> EventName;
{Event trigger}
TaskEnable
```

**Where**

```
initial-<HERE>
always-<HERE>
begin-<HERE>-end
fork-<HERE>-join
task-<HERE>-endtask
{Null allowed}
function-<HERE>-endfunction
{Null allowed}
if()-<HERE>-else-<HERE>
case-label-: -<HERE>-endcase
{Null allowed}
for(<HERE>)-<HERE>
forever-<HERE>
repeat()-<HERE>
while()-<HERE>
```

**See Also**

Timing Control
In addition to a logic value, nets also have strength values, to allow more accurate modelling. The strength of a net is derived dynamically from the strength(s) of the net’s driver(s). Strengths are used extensively in switch level simulation, and when multiple drivers on a net are driving conflicting values.

**Syntax**

\[
\begin{align*}
\text{(either)} & \quad \text{(Strength0, Strength1)} \\
& \quad \text{(Strength1, Strength0)} \\
& \quad \text{(Strength0)} \quad \text{[pulldown primitives only]} \\
& \quad \text{(Strength1)} \quad \text{[pullup primitives only]} \\
& \quad \text{(ChargeStrength)} \quad \text{[trireg nets only]}
\end{align*}
\]

Strength0 = {either} supply0 strong0 pull0 weak0 highz0
Strength1 = {either} supply1 strong1 pull1 weak1 highz1
ChargeStrength = {either} large medium small

**Where**

See Net, Instantiation and Continuous Assignment.

**Rules**

- The Strength0 and Strength1 keywords specify the strength of net drivers when they are driving the values 0 and 1 respectively.
- The strength specifications (highz0,highz1) and (highz1,highz0) are not allowed. highz0 and highz1 are not allowed in strength specifications for pulldown and pullup gates.
- The default strength is (strong0, strong1), except for the following:
  - pulldown and pullup gates, where the default is (pull1) and (pull0) respectively.
  - trireg nets, where the default is (medium).
  - supply0 and supply1 nets, which always have strength supply.
- The strength of a net during simulation is derived from the strength of the dominant driver on that net (i.e. the instance or continuous assignment with the strongest value). If a net is not being driven, it has a high impedance value, except as follows:
  - tri0 and tri1 nets have the values 0 and 1 respectively, and pull strength.
  - trireg nets keep their last driven value.
  - supply0 and supply1 nets have the values 0 and 1 respectively, and supply strength.
- The strength values have a “pecking order” ranging from supply (the strongest) to highz (the weakest). The relative position of two strength values is used when resolving the logic value and strength of a net, when there are conflicting drivers.
Synthesis
Strengths are ignored by synthesis tools.

Tips
Strength values may be displayed using the format specifier %v in $display, $monitor etc.

Example
assign (weak1, weak0) f = a + b;
trireg (large) c1, c2;
and (strong1, weak0) u1 (x,y,z);

See Also
Continuous Assignment, Instantiation, Net, $display
Strings can be used as arguments to system tasks such as $display and $monitor. String values can be stored in registers as numbers, and can be assigned, compared and concatenated in the same way as numbers.

Syntax

"String"

Where

See Expression.

Rules

- A string may not span multiple lines of source code.
- Strings may include the following escaped characters:

<table>
<thead>
<tr>
<th>\n</th>
<th>Newline</th>
</tr>
</thead>
<tbody>
<tr>
<td>\t</td>
<td>Tab</td>
</tr>
<tr>
<td>\ \</td>
<td>Backslash</td>
</tr>
<tr>
<td>&quot;</td>
<td>Double Quote</td>
</tr>
<tr>
<td>%</td>
<td>Percent Character</td>
</tr>
<tr>
<td>\nn</td>
<td>Octal ASCII Code</td>
</tr>
</tbody>
</table>

- Strings that are to be printed by system tasks such as $display and $monitor may include format specifiers (E.g. %b), which are interpreted in a special way (See $display).
- When a string is stored in a register, 8 bits are required for each character, which is stored in ASCII code. Unlike in the C programming language, strings are not terminated by a null character (ASCII 0).

Gotchas!

When using a string in an expression, be careful about padding. Strings are treated in the same way as numbers, and padded on the left with 0’s if the number of characters is less than the number that can fit in the register.
Example

reg [23:0] MonthName[1:12];

initial
begin
  MonthName[1] = "Jan";
  MonthName[2] = "Feb";
  MonthName[3] = "Mar";
  MonthName[4] = "Apr";
  MonthName[5] = "May";
  MonthName[6] = "Jun";
  MonthName[7] = "Jul";
  MonthName[8] = "Aug";
  MonthName[9] = "Sep";
  MonthName[10] = "Oct";
  MonthName[11] = "Nov";
  MonthName[12] = "Dec";
end

See Also

  Number, $display
Tasks are used to partition large blocks of statements, or to execute a common sequence of statements from several places.

Syntax

```plaintext
task TaskName;
  [Declarations...]
  Statement
endtask
```

`Declaration = {either}`

- `input  [Range]  Name,...;`
- `output  [Range]  Name,...;`
- `inout  [Range]  Name,...;`
- `Register`
- `Parameter`
- `Event`

`Range = [ConstantExpression:ConstantExpression]`

Where

`module-<HERE>-endmodule`

Rules

- Names used in a task that are not declared in the task refer to names in the calling module.
- A task may have any number (including none) of input, output and inout arguments.
- Arguments (including inputs and inouts) may also be declared as registers. If it is not declared explicitly, an argument is declared implicitly as a `reg` with the same range as the corresponding argument.
- When a task is enabled, the values of the argument expressions corresponding to the task’s inputs and inouts are copied into the corresponding argument registers. When the task completes, the values of the inout and output argument registers are copied to the corresponding expressions in the task enable statement.

Gotchas!

- Unlike module ports, the arguments of a task are not defined in brackets after the work `task`.
- Tasks containing more than one statement must use a begin-end block or a fork-join block to group the statements.
- Task inputs, inouts and outputs, and any local registers are stored statically. This means that even if a task is enabled (i.e. called) more than once, there is only one copy of these registers. If a task is enabled a second time before the first enable has completed, the values of the input and inout registers, and possibly the local registers too, will be overridden.
• The values of the outputs and inouts are only copied to the corresponding register expressions in the task enable when the task completes. If there is a timing control in the task after an assignment to an output or inout, the corresponding registers in the task enable will only be updated after the timing control delay.

• Similarly, a non-blocking assignment to an output or inout may not work, because the assignment may not have taken effect when the task returns.

**Synthesis**

For synthesis, a task may not contain timing controls. Task enables are synthesized as combinational logic.

**Tips**

• Complex RTL code is often structured by writing many `always`s. Consider instead using one `always` that enables several tasks.

• Use tasks in test fixtures to apply repetitive sequences of stimulus. For example, to read and write data from a memory (See Examples).

• Tasks to be used in more than one module can be defined in a separate module, containing only tasks, and referenced using a hierarchical name.

**Example**

This shows a simple RTL task, which can be synthesized.

```verilog
task Counter;
inout [3:0] Count;
input Reset;

if (Reset)        // Synchronous Reset
  Count = 0;     // Must use non-blocking for RTL
else
  Count = Count + 1;
endtask
```

The following example shows the use of tasks in a test fixture.

```verilog
module TestRAM;

  parameter AddrWidth = 5;
  parameter DataWidth = 8;
  parameter MaxAddr = 1 << AddrBits;

  reg [DataWidth-1:0] Addr;
  reg [AddrWidth-1:0] Data;
  wire [DataWidth-1:0] DataBus = Data;
  reg Ce, Read, Write;

  Ram32x8 Uut (.Ce(Ce), .Rd(Read), .Wr(Write),
              .Data(DataBus), .Addr(Addr));
```

95
initial
begin : stimulus
    integer NErrors;
    integer i;

    // Initialize the error count
    NErrors = 0;

    // Write the address value to each address
    for ( i=0; i<=MaxAddr; i=i+1 )
        WriteRam(i, i);

    // Read and compare
    for ( i=0; i<=MaxAddr; i=i+1 )
        begin
            ReadRam(i, Data);
            if ( Data !== i )
                RamError(i,i,Data);
        end

    // Summarise the number of errors
    $display(Completed with %0d errors, NErrors);
end

task WriteRam;
input [AddrWidth-1:0] Address;
input [DataWidth-1:0] RamData;
begin
    Ce = 0;
    Addr = Address;
    Data = RamData;
    #10 Write = 1;
    #10 Write = 0;
    Ce = 1;
end
endtask

task ReadRam;
input [AddrWidth-1:0] Address;
output [DataWidth-1:0] RamData;
begin
    Ce = 0;
    Addr = Address;
    Data = RamData;
    Read = 1;
    #10 RamData = DataBus;
    Read = 0;
    Ce = 1;
end
task RamError;
  input [AddrWidth-1:0] Address;
  input [DataWidth-1:0] Expected;
  input [DataWidth-1:0] Actual;

  if ( Expected !== Actual )
  begin
    $display("Error reading address %h", Address);
    $display("  Actual %b, Expected %b", Actual, Expected);
    NErrors = NErrors + 1;
  end
endtask

demodule

See Also

  Task Enable, Function
Task Enable

A statement to enable (or 'call') a task. When a task is enabled, values are passed into the task using the input and inout arguments. When the task completes, values are passed out from the task using the task's output and inout arguments.

Syntax

`TaskName((Expression,...));`

Where

See Statement.

Rules

- Tasks may be enabled from an initial or always, or from other tasks. They may be called recursively. Tasks may not be called from functions.
- The order of the expressions in the task enable statement corresponds to the order in which the arguments are declared in the task. The number of expressions must be the same as the number of arguments.
- When a task argument is an input, the corresponding expression can be any expression. When it is an inout or output, it must be an expression that is valid on the left hand side of a procedural assignment.
- When a task is enabled, the input and inout expressions are copied into the corresponding argument registers. When the task ends, the values of the output and inout registers are copied into the registers listed in the corresponding task enable expressions.
- Tasks may be disabled internally or externally.

Gotchas!

The implicit registers defined by the arguments to a task are static. So if a task is enabled whilst the same task is executing, the input and inout registers will be overridden.

Synthesis

For synthesis, a task may not contain timing controls. Task enables are synthesized as combinational logic.
Example

task Counter;
inout [3:0] Count;
input Reset;
...
endtask

always @(posedge Clock)
    Counter(Count, Reset);

See Also

Disable, Task, Function Call
Timing Control

Used to delay or schedule execution of statements. Timing controls may either be placed in front of statements, or between the = or <= and the expression in procedural assignments. The former delays the execution of the statement it precedes, and the latter delays the effect of the assignment.

**Syntax**

{Timing controls before statements}

{either}
DelayControl
EventControl
WaitControl

{Intra-assignment Timing controls}

{either}
DelayControl
EventControl
repeat (Expression) EventControl

DelayControl = {either}
#UnsignedNumber
#ParameterName
#ConstantMinTypMaxExpression
# (MinTypMaxExpression)
EventControl = {either}
@Name (of Register, Net or Event)
@
(EventExpression)
EventExpression = {either}
Expression
Name (of Register, Net or Event)
posedge Expression (01, 0X, 0Z, X1 or Z1)
negedge Expression (10, 1X, 1Z, Z0 or X0)
EventExpression or EventExpression
WaitControl = wait (Expression)

**Where**

See Statement and Procedural Assignment (for Intra-assignment timing controls)

**Rules**

- An event or delay control before a statement always causes the execution of the immediately following statement to be delayed.
- A *wait* control only delays the following statement if the expression is false (zero or X) when the *wait* is reached; the following statement is executed when the expression becomes true. If the expression is true (non-zero) when
the wait is reached, the following statement is not delayed, but executed immediately.

- The expression on the right hand side of a procedural assignment is evaluated when the assignment is executed. If there is no intra-assignment delay, the registers on the left hand side are updated immediately for blocking assignments, and in the next simulation cycle for non-blocking assignments. If there is an intra-assignment delay, the registers on the left hand side are only updated after the intra-assignment delay has occurred.

- Intra-assignment delays must be constants, but delays before statements may be constants or variables (i.e. they may involve nets or registers).

- An event control is triggered when any one of the events in the ‘or’ list occurs.

- For posedge and negedge, only the least significant bit of the expression is tested. Otherwise any change in the expression triggers the event.

**Gotchas!**

An intra-assignment delay of zero (#0) is not the same as having no intra-assignment delay. Nor is it the same as using a non-blocking assignment with no delay. #0 is used to schedule an event after all pending event assignments at the current time have been made, but before any non-blocking assignments are made. (A non-blocking assignment with no intra-assignment delay is the same as a one with an intra-assignment delay of #0.)

**Synthesis**

- Delays are ignored for synthesis.

- Wait controls and intra-assignment event and repeat controls are not supported by synthesis tools.

- Event controls are used to control the execution of an always, and thus determine what logic is synthesized. Normally these are placed at the top of the always. This is sometimes called a sensitivity list.

**Tips**

Intra-assignment delays can be used in RTL descriptions to overcome problems of clock skew when assigning registers representing flip-flops.

**Example**

```
#10
#{Period/2}
#{1.2:3.5:7.1}
@Trigger
@(a or b or c)
@(posedge clock or negedge reset)
wait (!Reset)
```
Delay a non-blocking assignment to overcome clock skew.

```verilog
always @(posedge Clock)
  Count <= #1 Count + 1;
```

Assert Reset for one clock period on the fifth negative edge of Clock.

```verilog
initial
begin
  Reset = repeat(5) @(negedge Clock) 1;
  Reset = @(negedge Clock) 0;
end
```

**See Also**

Procedural Assignment, Always, Repeat
User Defined Primitives (UDPs) can be used as an alternative to modules for modelling small components. They are instanced in exactly the same way as the built in gates.

**Syntax**

```plaintext
primitive UDPName (OutputName, InputName,...);
   UDPPortDeclarations ...
   UDPBody
endprimitive
```

- **UDPPortDeclaration** = {either}
  - output OutputName;
  - input InputName,...;
  - reg OutputName;  [Sequential UDP]

- **UDPBody** = {either} CombinationalBody SequentialBody
  - CombinationalBody =
    - table
      - CombinationalEntry...
    - endtable
  - SequentialBody =
    - [initial OutputName = InitialValue;]
    - table
      - SequentialEntry...
    - endtable

- **InitialValue** =
  - {either} 0 1 l'0 l'1 l'b0 l'b1 l'bx

```plaintext
CombinationalEntry = LevelInputList : OutputSymbol ;
SequentialEntry =
   SequentialInputList : CurrentOutput : NextOutput;
SequentialInputList = {either}
   LevelInputList
   EdgeInputList
   LevelInputList = LevelSymbol...
   EdgeInputList =
     [LevelSymbol...] EdgeIndicator [LevelSymbol...]
CurrentOutput = LevelSymbol
NextOutput = {either} OutputSymbol -
   EdgeIndicator = {either}
     (LevelSymbol LevelSymbol)
   EdgeSymbol
OutputSymbol = {either} 0 1 x
LevelSymbol = {either} 0 1 ? b
EdgeSymbol = {either} r f p n *
```

**Where**

UDPs, like modules, are declared outside any other modules or UDPs.
Rules

- A UDP has one output and at least one input. Implementations may limit the number of inputs, but at least 10 must be allowed.
- If the UDP output is declared as a `reg`, the UDP is a sequential UDP. Otherwise it is a combinational UDP.
- If a sequential UDP output is initialized, the initial value only starts propagating from the output of any instances of the primitive at the start of simulation.
- Sequential UDPS can be either level sensitive or edge sensitive. A sequential UDP is edge sensitive if there is at least one edge indicator in the table.
- The behaviour of a UDP is defined in a table. The rows in the table define the output values for various input conditions. For a combinational UDP, each row defines the output for one or more combinations of input values. For a sequential UDP each row also takes into account the current value of the output `reg`. A row may have at most one edge change entry. The row defines the value of the output for the input and current output `reg` values, when the specified edge occurs.
- The special level and edge symbols used in tables have the following meanings:

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>?</td>
<td>0 or 1 or X</td>
</tr>
<tr>
<td>b or B</td>
<td>0 or 1</td>
</tr>
<tr>
<td>-</td>
<td>Output is unchanged</td>
</tr>
<tr>
<td>(vw)</td>
<td>Change from v to w</td>
</tr>
<tr>
<td>r or R</td>
<td>(01)</td>
</tr>
<tr>
<td>f or F</td>
<td>(10)</td>
</tr>
<tr>
<td>p or P</td>
<td>(01) (0x) or (x1)</td>
</tr>
<tr>
<td>n or N</td>
<td>(10) (1x) or (x0)</td>
</tr>
<tr>
<td>*</td>
<td>(??)</td>
</tr>
</tbody>
</table>

- Unspecified combinations of input values and edges result in the output being unknown (1'bX).
- The Z value is not supported. Zs on inputs are treated as Xs; Zs are not allowed as output values. Note the special meaning of ?, which is different from its meaning in a number (where it has the same meaning as Z).

Gotchas!

For a sequential UDP, if an edge appears anywhere in the table, all possible edges on inputs must be considered, because the default is that an edge causes the output to be unknown.

Synthesis

UDPs are not synthesizable by all tools.
Tips

- UDPs can sometimes be made to simulate very efficiently compared with
  behavioural models. Use UDPs when modelling library components such as
  ASIC cells.
- For components with more than one output, use a separate UDP for each
  output.
- Put a comment at the top of a table, indicating what the columns are.

Example

```verilog
primitive Mux2to1 (f, a, b, sel); // Combinational UDP
output f;
input a, b, sel;

table
  // a b sel : f
  0 ? 0 : 0;
  1 ? 0 : 1;
  ? 0 1 : 0;
  ? 1 1 : 1;
endtable
endprimitive

primitive Latch (Q, D, Ena);
output Q;
input D, Ena;

reg Q; // Level sensitive UDP

table
  // D Ena : old Q : Q
  0 0 : ? : 0;
  1 0 : ? : 1;
  ? 1 : ? : -; // Keeps previous value
  0 ? : 0 : 0;
  1 ? : 1 : 1;
endtable
endprimitive
```

Example

```verilog
primitive Mux2to1 (f, a, b, sel); // Combinational UDP
output f;
input a, b, sel;

table
  // a b sel : f
  0 ? 0 : 0;
  1 ? 0 : 1;
  ? 0 1 : 0;
  ? 1 1 : 1;
endtable
endprimitive

primitive Latch (Q, D, Ena);
output Q;
input D, Ena;

reg Q; // Level sensitive UDP

```

```verilog```
primitive DFF (Q, Clk, D);
output Q;
input Clk, D;
reg Q; // Edge sensitive UDP

initial
Q = 1;

table
// Clk  D  : old Q : Q
r 0 : ? : 0; // Clock '0'
r 1 : ? : 1; // Clock '1'
(0?) 0 : 0 : ~; // Possible Clock
(0?) 1 : 1 : ~; // ~
(?1) 0 : 0 : ~; // ~
(?1) 1 : 1 : ~; // ~
(?0) ? : ? : ~; // Ignore falling clock
(?0) ? : ? : ~; // ~
? * : ~ : ~; // Ignore changes on D

eendtable

eendprimitive

See Also
Module, Gate, Instantiation
While

A loop statement that repeats a statement or block of statements as long as a controlling expression remains true (i.e. non-zero).

Syntax

\[
\text{while (Expression)} \\
\text{Statement}
\]

Where

See Statement.

Synthesis

Only synthesizable if the loop is ‘broken’ with a clock event control (E.g. @posedge Clock).

Example

```vhdl
reg [15:0] Word;

while (Word)
begin
  if (Word[0])
    CountOnes = CountOnes + 1;
  Word = Word >> 1;
end
```

See Also

For, Forever, Repeat
The Verilog Golden Reference Guide

Compiler Directives
Compiler Directives

Compiler directives are instructions to the Verilog compiler. Compiler directives are preceded by the backwards apostrophe (\'\), sometimes called the grave accent character.

The effect of a compiler directive starts from the place where it appears in the source code, and continues through all files processed subsequently, to the point where the directive is superseded, or the end of the last file to be processed.

A summary of Verilog compiler directives follows. More detailed information about some of the more important directives follows this summary.

**Gotchas!**

The effect of compiler directives may depend on the order in which the files that include the source code for the design are compiled.

**Standard Compiler Directives**

The following compiler directives are defined in the Verilog LRM.

`celldefine` and `endcelldefine`

Used, respectively, before and after a module to tag it as a library cell. Cells are used by certain PLI routines for applications such as delay calculators.

Example:
```
`celldefine
module Nand2 (...); // Nand2 is a 'cell'
...
endmodule
`endcelldefine
```

`default_nettype`

Changes the default net type for implicit declarations. If this directive is not present, the default net type is `wire`.

Example:
```
`default_nettype tri1 // All Verilog net types allowed
```

`define` and `undef`

`define` defines a text macro. `undef` cancels a macro definition.

Macros are substituted during the first phase of compilation. They are also used to control conditional compilation (see `ifdef`). For more details on `define`, see below.
`ifdef, `else and `endif
Conditionally compiles Verilog code, depending on whether or not a specified macro is defined. For more details, see below.

`include
Directs the compiler to read the contents of a file, and compile them in place of the `include directive.

Example:
```
`include "definitions.v"
```

`resetall
Resets all active compiler directives to their default values. This can be used at the top of every Verilog source file, to prevent unwanted effects resulting from compiler directives in files that were compiled before the file.

Example:
```
`resetall
```

`timescale
Defines the simulation time units and precision. For more details, see below.

`unconnected_drive and `nounconnected_drive
`unconnected_drive causes unconnected inputs of modules to pull up or down. `nounconnected_drive resumes the default, which is to make unconnected inputs float with a value of Z.

Example:
```
`unconnected_drive pull0    // or 'pull1'
```

Non-Standard Compiler Directives
The following directives are not part of the IEEE standard, but are mentioned in the LRM for informative purposes. They may not be supported by all Verilog tools:

`default_decay_time
Specifies the default decay time for trireg nets, when no explicit decay time is given.

Examples:
```
`default_decay_time 50
`default_decay_time infinite    // Means it will not decay
```
`default_trireg_strength

Specifies the default strength for trireg nets, as an integer. The modelling of strengths using integers is a non-standard extension to the Verilog language.

Example:
`default_trireg_strength 30

`delay_mode_distributed, `delay_mode_path, `delay_mode_unit and `delay_mode_zero

These directives affect the way in which delays are simulated.

Distributed delays are the delays on instances of primitives, continuous assignments delays and net delays. Path delays are defined in specify blocks. Unit and zero delays replace any distributed and path delays, and may result in faster simulation, but at the expense of realistic delay information.

By default a simulator will choose the longest of the distributed delays and path delays.
'define defines a text macro. Macros are substituted in the first phase of compilation. Macros can be used to improve the readability and maintainability of the Verilog code where parameters or functions are inappropriate, or where they are not allowed.

**Syntax**

```markdown
{declaration}

`define Name[(Argument,...)]  Text
```

```markdown
{usage}

`Name [(Expression,...)]
```

**Where**

Macros may be defined inside or outside modules.

**Rules**

- Macro definitions, like all compiler directives, are active across file boundaries, unless overridden by a subsequent `define, `undef or `resetall directive. There are no scope restrictions.

- When a macro is defined with arguments, the arguments may be used in the macro text, and are substituted with the actual argument expressions when the macro is used.

```verilog
`define add(a,b) a + b
```

```verilog
f = `add(1,2); // f = 1 + 2;
```

- Macro definitions may span several lines, by escaping the intermediate newlines with a backslash (\). The newlines are part of the macro text.

- The macro text may not split the following language tokens: comments, numbers, strings, names, reserved names, operators.

- Compiler directives are not allowed as macro names.

**Gotchas!**

- Macros with arguments are not supported by all implementations.

- Once defined, a macro is used by prefacing the name with a backwards apostrophe ('). The macro name without the apostrophe is a separate identifier.

- Be careful to distinguish the backwards apostrophe ('') from the inverted comma (’) which is used in numbers.

- Do not end a macro definition with a semicolon, unless you really do want a semicolon substituted when the macro is used. Otherwise you will probably get a syntax error when the macro is used.
**Tips**

- Parameters are often preferable to macros for giving meaningful names to literals.
- Macros with arguments can usually be simulated more efficiently than functions having the same functionality.

**Example**

This example shows how to use text macros to select different implementations of modules in an hierarchical design. This is useful during synthesis, when it may be necessary to simulate a mixture of RTL and synthesized gates for a design.

```verbatim
'define SUBBLOCK1 subblock1_rtl
'define SUBBLOCK2 subblock2_rtl
'define SUBBLOCK3 subblock3_gates

module TopLevel ...
  SUBBLOCK1 sub1_inst (...);
  SUBBLOCK2 sub2_inst (...);
  SUBBLOCK3 sub3_inst (...);
endmodule
```

This example shows a text macro with arguments.

```verbatim
'define nand(delay) nand #(delay)

' nand(3) (f,a,b);
' nand(4) (g,f,c);
```

**See Also**

'ifdef
`ifdef

Conditionally compiles Verilog code, depending on whether or not a specified macro is defined.

**Syntax**

```verilog
`ifdef MacroName
    VerilogCode...
[else
    VerilogCode...
`endif
```

**Where**

Anywhere.

**Rules**

- If the macro name has been defined using `define, the first block only of Verilog code is compiled.
- If the macro name is not defined, and an `else directive is present, the second block only is compiled.
- These directives may be nested.
- Any code that is not compiled must still be valid Verilog code.

**Tips**

Can be used, for example, to switch between alternative implementations of a module, or to selectively turn on the writing of diagnostic messages.

**Example**

```verilog
`define primitiveModel

module Test;
...
`ifdef primitiveModel
    MyDesign_primitives UUT (...);
`else
    MyDesign_RTL UUT (...);
`endif

endmodule
```

**See Also**

`define
`timescale

Defines the time units and simulation precision (smallest increment).

**Syntax**

`timescale TimeUnit / PrecisionUnit

TimeUnit = Time Unit
PrecisionUnit = Time Unit
Time = {either} 1 10 100
Unit = {either} s ms us ns ps fs

**Where**

<HERE>-module

**Rules**

- The `timescale directive, like all compiler directives, affects all modules compiled after the directive, whether in the same file, or in files that are compiled separately, until the next `timescale or a `resetall directive.
- The precision unit must be less than or equal to the time unit.
- The precision for a simulation run is the smallest of all the precision units in `timescale directives. All delays are rounded to the nearest precision unit.

**Tips**

Include a `timescale directive at the top of every module, even if there are no delays in the module, because some simulators may require this.

**Example**

`timescale 10ns / 1ps

**See Also**

$timeformat
The Verilog Golden Reference Guide

System Tasks and Functions
The Verilog language includes a number of useful system tasks and functions. These can be enabled and called in the same way as user defined tasks and functions. They are guaranteed to be available in any tool that conforms to the IEEE Verilog standard. The Verilog LRM also mentions a number of other, commonly found system tasks and functions, which are not actually part of the standard, but may be found in some implementations.

Note that Verilog simulators from different vendors may include additional, proprietary system tasks and functions, and users can add their own user defined system tasks and functions using the Programming Language Interface (PLI).

All system task and system function names, including user defined ones, begin with a dollar character, to distinguish them from ordinary tasks and functions.

There follows a summary of all the system tasks and functions mentioned in the LRM. More detailed information for some of the more important of these follows this summary.

**Standard System Tasks And Functions**

The following system tasks and functions are part of the IEEE standard.

$display, $monitor, $strobe, $write etc.

A whole family of system tasks to write text to the standard output or one or more files. For full details see below.

$open and $fclose

```literate
$open("FileName");        \[Returns an integer\]
$fclose(Mcd);
```

$open is a system function to open a text file for writing. $fclose closes a file that was opened with $open.

For full details, see below.

$readmemb and $readmemh

```literate
$readmemb("File",MemoryName[,StartAddr[,FinishAddr]]);
$readmemh("File",MemoryName[,StartAddr[,FinishAddr]]);
```

Tasks to initialize the contents of a memory array from a text file. For full details, see below.

$timeformat

```literate
$timeformat\[(Units, Precision, Suffix, MinFieldWidth)\];
```

Defines the format for writing simulation time with $display etc. For full details, see below.
$printtimescale
$printtimescale((ModuleInstanceName));
Displays the time unit and precision for a module in the following format:
Time scale of (module_name) is unit / precision.
If no argument is given, the time unit and precision for the module that called
$printtimescale are displayed.

$stop
$stop((N));   \quad (N \text{ is } 0, 1, \text{ or } 2)
Causes simulation to suspend. The optional argument determines the type of
diagnostic output produced. 0 gives the least amount, 1 gives more, and 2
gives the most amount of output.

$finish
$finish((N));   \quad (N \text{ is } 0, 1, \text{ or } 2)
Causes the simulator to exit, passing control back to the operating system. If
an argument is supplied, diagnostic messages are printed as follows:
\begin{itemize}
  \item 0 - prints nothing
  \item 1 - prints simulation time and location (this is the default if no argument is
          supplied).
  \item 2 - prints simulation time and location, and statistics about the memory and
          CPU time used in the simulation.
\end{itemize}

$time, $stime, and $realtime
$time;
$stime;
$realtime;
System functions to return the current simulation time. The time returned has
the units of the module from which the system function was called, as defined
by `timescale.
\begin{itemize}
  \item $time returns a 64 bit unsigned value, rounded to the nearest unit.
  \item $stime returns a 32 bit unsigned value, truncating large time values.
  \item $realtime returns a real number.
\end{itemize}
Note that unlike any other functions in Verilog, these functions have no inputs.

$realtobits and $bitstoreal
$realtobits(RealExpression) \quad \text{(returns a 64 bit value)}
$bitstoreal(BitValueExpression) \quad \text{(returns a real value)}
Convert between a real number and a bit level representation, so that a real
number can be passed through the port of a module. (Ports are not allowed to
be declared as `real). For an example, see Module.
$rtoi$ and $itor$

$rtoi(\text{RealExpression})$ (returns an integer)

$itor(\text{IntegerExpression})$ (returns a real number)

Convert between a real number and an integer. $rtoi$ truncates the real number to form the integer.

**PLA Modelling Tasks**

A number of system tasks are provided to model PLAs.

```plaintext
$async and array(MemoryName, \{Inputs, \ldots\}, \{Outputs, \ldots\})
$async nand array(MemoryName, \{Inputs, \ldots\}, \{Outputs, \ldots\})
$async or array(MemoryName, \{Inputs, \ldots\}, \{Outputs, \ldots\})
$async nor array(MemoryName, \{Inputs, \ldots\}, \{Outputs, \ldots\})
$async and plane(MemoryName, \{Inputs, \ldots\}, \{Outputs, \ldots\})
$async nand plane(MemoryName, \{Inputs, \ldots\}, \{Outputs, \ldots\})
$async or plane(MemoryName, \{Inputs, \ldots\}, \{Outputs, \ldots\})
$async nor plane(MemoryName, \{Inputs, \ldots\}, \{Outputs, \ldots\})
```

The first argument of each of these tasks is the name of a memory array, which stores the personality of the PLA being modelled. The array should be declared with ascending indices (E.g. reg [1:NInputs] Mem[1:NOutputs]). The personality can be changed dynamically.

The asynchronous tasks are analogous to procedural continuous assignments. The outputs are updated whenever one of the inputs changes, or if the personality is changed. The synchronous tasks only update the outputs when the task is called.

**Tasks for Stochastic Modelling**

```plaintext
$q_initialize(q_id, q_type, max_length, status);
$q_add(q_id, job_id, inform_id, status);
$q_remove(q_id, job_id, inform_id, status);
$q_full(q_id, status);  \quad \text{[Returns an integer]}
$q_exam(q_id, q_stat_code, q_stat_value, status);
```

Four system tasks and a system function to support stochastic modelling by enabling the creation and management of queues. For full details, see below.
Random Number Generation Functions

$random(Seed);
$dist_chi_square(Seed, DegreeOfFreedom);
$dist_erlang(Seed, K\_stage, Mean);
$dist_exponential(Seed, Mean);
$dist_normal(Seed, Mean, StandardDeviation);
$dist_poisson(Seed, Mean);
$dist_t(Seed, DegreeOfFreedom);
$dist_uniform(Seed, Start, End);

Each of these system functions, when called repeatedly, returns a sequence of pseudo random numbers, according to various probability distributions. The sequence will always be the same for the same starting seed.

Consult a text on statistics or probability theory for details of the distribution functions and their application.

Specify Block Timing Checks

$hold(ReferenceEvent, DataEvent, Limit [, Notifier]);
$nochange(ReferenceEvent, DataEvent, StartEdgeOffset, EndEdgeOffset [, Notifier]);
$period(ReferenceEvent, Limit [,Notifier]);
$recovery(ReferenceEvent, DataEvent, Limit [,Notifier]);
$setup(DataEvent, ReferenceEvent, Limit [,Notifier]);
$setuphold(ReferenceEvent, DataEvent, SetupLimit, HoldLimit [,Notifier]);
$skew(ReferenceEvent, DataEvent, Limit [,Notifier]);
$width(ReferenceEvent, Limit [,Threshold [,Notifier]]);

Special system tasks to perform common timing checks. These system tasks may only be called from specify blocks. For full details, see below.

Value Change Dump Tasks

$dumpfile("FileName");
$dumpvars(Levels, ModuleOrVariable,...);
$dumpoff;
$dumpon;
$dumpall;
$dumplimit(FileSize);
$dumpflush;

A family of system tasks to store value changes in a Value Change Dump (VCD) file. A VCD file is a means of passing simulation stimulus or results to another program, for example a graphical waveform viewer. For full details, see below.
Non-Standard System Tasks And Functions

The following system tasks and functions are mentioned in the LRM, but are not part of the IEEE standard.

Some of these tasks and functions concern the "interactive mode" of a Verilog simulator. If a simulator supports an interactive mode of operation, it may accept these tasks and functions as commands.

$countdrivers

$countdrivers(Net, [IsForced, NoOfDrivers, NoOfDriversTo0, NoOfDriversTo1, NoOfDriversToX]);

System function to show the number of drivers on a specified scalar net or bit select of a vector net. Drivers include outputs of primitives and continuous assignments, but not an active force. $countdrivers returns 0 if the net has more than one driver, and 1 otherwise. All the arguments, except the first, return integer values.
- IsForced returns 1 if the net is forced, and 0 otherwise.
- NoOfDrivers returns the number of drivers.
- The remaining arguments return values which add up to NoOfDrivers.

$list

$list([ModuleInstance]);

Called interactively to list the source code for the current scope, or a specified scope in the design.

$input

$input("FileName");

Reads interactive commands from a text file.

$scope and $showscopes

$scope(ModuleInstance);
$showscopes((N));

Interactive commands to set the current scope and show the scopes in the current scope, and below (if N is present, and is non-zero).

$key, $nokey, $log and $nolog

$key("FileName");
$nokey;
$log("FileName");
$nolog;

The "key" file records commands that are entered interactively. The "log" file records all messages that are written to the standard output during a simulation run.

$nokey and $nolog disable recording. With no argument, $key and $log re-enable recording. With a file name argument, they create new files.
$\text{reset, reset\_count and reset\_value}$

\[ \text{reset}([\text{StopValue [, ResetValue [, DiagnosticsValue]]}]); \]

\[ \text{reset\_count; [Returns an integer]} \]

\[ \text{reset\_value; [Returns an integer]} \]

$\text{reset}$ resets a simulator so that simulation can restart from the beginning.

- A $\text{StopValue}$ of 0 means that the simulator resets in its interactive mode, allowing the user to start and control simulation. A non-zero value means that simulation will automatically restart from the beginning.
- $\text{ResetValue}$ can be read by the $\text{reset\_value}$ function.
- $\text{DiagnosticsValue}$ specifies the kind of messages the tool displays before resetting.

$\text{reset\_count}$ returns the number of times $\text{reset}$ has been called.

$\text{reset\_value}$ returns the value passed to $\text{reset}$.

$\text{save, restart and incsave}$

\[ \text{save}("\text{Name}"); \]

\[ \text{incave}("\text{Name}"); \]

\[ \text{restart}("\text{Name}"); \]

$\text{save}$ saves the complete state of the simulation to a file, so that it can be read using $\text{restart}$.

$\text{incsave}$ saves only what has changed since the last call to $\text{save}$.

$\text{restart}$ resets the simulation from a full or incremental save file. For an incremental save, the previous full save file must be present: it is referenced in the incremental save file.

$\text{showvars}$

\[ \text{showvars}([\text{NetOrRegister, ...}]); \]

Displays the status of nets and registers on the standard output. This task is used interactively. The status information displayed is not defined in the LRM.

It might include the current values of nets and registers, any scheduled events on those nets and registers, and the drivers of the nets.

If no list of variables is given, information is displayed for all the nets and registers in the current scope.

$\text{getpattern}$

\[ \text{getpattern}(\text{MemoryElement}); \]

$\text{getpattern}$ is a system function which may only be used in a continuous assignment. The left hand side of the continuous assignment must be a concatenation of scalar nets. $\text{getpattern}$ is used together with $\text{readmemb}$ and $\text{readmemh}$ to apply test vectors from a text file. $\text{getpattern}$ provides fast processing when there are large numbers of scalar inputs involved.
$sreadmemb and $sreadmemh
$sreadmemb(Memory, StartAddr, FinishAddr, String, ...);
$sreadmemh(Memory, StartAddr, FinishAddr, String, ...);

These tasks are similar to $readmemb and $readmemh, except that the memory is initialized from data supplied in one or more character strings rather than from files. The format of the character strings is the same as that of the corresponding text files for $readmemb and $readmemh.

$scale
$scale(DelayName);  [Returns realtime]

Converts a time value in one module to the time units of the module from which $scale is called. $scale takes a hierarchical reference to a delay value, such as a parameter in another module, and scales it to the time units of the module from which it was called.
$display and $write

Writes formatted text to the standard output and the simulator log, or to a file.

Syntax

$display{Argument,...};
$display(Mcd, Argument,...);
$write{Argument,...};
$write(Mcd, Argument,...);

Mcd = Expression  \[ Integer \ value \]

Rules

- The only difference between $display and $write, is that $display writes out a newline character at the end of the text, whereas $write does not.
- Arguments may be strings or expressions, or blank (two adjacent commas).
- Strings to be written may contain format specifiers (see below). If so, each string must be followed by enough expressions to provide values for all the format specifiers in the string (except %m).
- Strings may also include the following escaped characters:

<table>
<thead>
<tr>
<th>Escaped Character</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>\n</td>
<td>Newline</td>
</tr>
<tr>
<td>\t</td>
<td>Tab</td>
</tr>
<tr>
<td>&quot;</td>
<td>Double quote</td>
</tr>
<tr>
<td>\</td>
<td>Back slash</td>
</tr>
<tr>
<td>\nnn</td>
<td>ASCII value of character (octal)</td>
</tr>
</tbody>
</table>

- Unknown and high impedance values are written as follows. Note that for octal and hexadecimal numbers, one digit represents either 3 or 4 bits, respectively. For decimal numbers, unknown and high impedance values are written as one digit.
  - Lower-case x or z means all the bits represented by the digit are unknown.
  - Upper-case X or Z means that some, but not all, of the bits represented by the digit are unknown.
- If an argument list contains two adjacent commas, a space is written out at that point.
Format Specifiers

- The following format specifiers are allowed in strings:

<table>
<thead>
<tr>
<th>Specifier</th>
<th>Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>%b %B</td>
<td>Binary</td>
</tr>
<tr>
<td>%o %O</td>
<td>Octal</td>
</tr>
<tr>
<td>$d $D</td>
<td>Decimal</td>
</tr>
<tr>
<td>%h %H</td>
<td>Hexadecimal</td>
</tr>
<tr>
<td>%e %E %f %F %g %G</td>
<td>Real</td>
</tr>
<tr>
<td>%c %C</td>
<td>Character</td>
</tr>
<tr>
<td>%s %S</td>
<td>String</td>
</tr>
<tr>
<td>%v %V</td>
<td>Binary and Strength</td>
</tr>
<tr>
<td>%t %T</td>
<td>Time</td>
</tr>
<tr>
<td>%m %M</td>
<td>Hierarchical Instance</td>
</tr>
</tbody>
</table>

- %v prints strengths as follows: supply - Su, strong - St, Pull - Pu, Large - La, Weak - We, Medium - Me, Small - Sm, Highz - Hi. %v also prints the values H and L (these are printed as X with %b).

- A minimum field width value may be included after the % character (E.g. %10d). For decimal numbers, leading zeroes are replaced by spaces, but for other radices, the leading zeroes are printed. A minimum field width of 0 means that the field will always be just big enough to display the value.

- The format specifiers for real numbers (%e, %f and %g) have the full formatting capabilities available in the C programming language. For example %10.3g specifies a minimum field width of 10, with 3 digits following the decimal point.

- Expressions that are not written using a format specifier are written in decimal format. There are additional tasks which have different default formats, for example $displayb, $fwriteo and $displayh write out numerical expressions as binary, octal and hex values respectively when a format specifier is not used.

Example

```hierarchy
display("Illegal opcode %h in %m at %t",
    Opcode, $realtime);
writeh("Register values (hex.): ",
    reg1,, reg2,, reg3,, reg4,"\n");
```

See Also

$monitor, $strobe
$fopen$ is a system function to open a file for writing, and $fclose$ is a system task to close a file. Text is written to the files using the system tasks $fdisplay$, $fmonitor$ etc.

**Syntax**

```plaintext
$fopen("FileName");
$fclose(Mcd);
```

*Mcd = Expression*  
[Integer value]

**Where**

See Statement;

**Rules**

- Up to 32 files may be opened at once, although the maximum may be lower, depending on the operating system.
- When the function $fopen$ is called, it returns a 32-bit unsigned multichannel descriptor that is associated with the file, or 0 if the file could not be opened for writing.
- The multichannel descriptor can be thought of as 32 flags, each representing a separate file (channel). Bit 0 is associated with the standard output, bit 1 with the first opened file, bit 2 with the second opened file etc. When a file output system task such as $fdisplay$ is called, the first argument is a multichannel descriptor, which specifies where to write the text. The text is written in each file whose flag is set in the multichannel descriptor.

**Example**

```plaintext
integer MessagesFile, DiagnosticsFile, AllFiles;
initial
begin
  MessagesFile = $fopen("messages.txt");
  if (!MessagesFile)
    begin
      $display("Could not open "messages.txt"\"");
      $finish;
    end

diagnosticsFile = $fopen("diagnostics.txt");
if (!DiagnosticsFile)
begin
  $display("Could not open "diagnostics.txt"\"");
  $finish;
end

  AllFiles = MessagesFile | DiagnosticsFile | 1;
```

127
$display(AllFiles, "Starting simulation ...");
$display(MessagesFile, "Messages from %m");
$display(DiagnosticsFile, "Diagnostics from %m");
...
$fclose(MessagesFile);
$fclose(DiagnosticsFile);
end

See Also
$display, $monitor, $strobe
$monitor etc.

Writes out a line of text whenever one or more of a specified list of nets or registers changes value. Used in test fixtures to monitor simulated behaviour.

Syntax

$monitor(Argument,...);
$fmonitor(Mcd, Argument,...);
$monitoron;  [turns monitor flag on]
$monitoroff;  [turns monitor flag off]

Mcd = Expression  [Integer value]

Rules

- The syntax of the arguments to these system tasks and the text they write is exactly the same as for the equivalent $display tasks.
- Only one $monitor process, and any number of $fmonitor processes can be running simultaneously.
- A second or subsequent call to $monitor cancels any existing $monitor process, and replaces it with a new $monitor process.
- $monitoroff disables monitoring, $monitoron re-enables monitoring.
  $monitoron produces a display immediately, based on the current $monitor process, and whether or not a value change has taken place.
- There is no $fmonitor equivalent to $monitoron and $monitoroff.
- The system functions $time, $stime and $realtime do not trigger a line of display from $monitor etc. or $fmonitor etc.

Tips

Use $monitor in test fixtures for obtaining simulation results from any compliant Verilog simulator. Tasks used to create graphical displays of waveforms are usually simulator dependent.

Example

initial
  $monitor("%t : a = %b, f = %b", $realtime, a, f);

See Also

$display, $strobe, $fopen
$readmemb and $readmemh

Initializes a memory array with values from a text file. The contents of the text file may be in binary format (for $readmemb) or hexadecimal format (for $readmemh)

Syntax

{System task call}

$readmemb("File",MemoryName[,StartAddr[,FinishAddr]]);
$readmemh("File",MemoryName[,StartAddr[,FinishAddr]]);

{Text file}

{either} WhiteSpace DataValue @Address

WhiteSpace = {either} Space Tab Newline Formfeed
DataValue = {either}
   BinaryDigit...        [$readmemb]
   HexDigit...          [$readmemh]
Address = HexDigit...

Rules

- The first argument is the name of an ASCII file. The file may contain only white space, Verilog comments, (hex) address values and binary or hex data.
- The second argument is the name of a memory array.
- Data values must be the same width as the memory array, and be separated by white space. They are read into successive memory locations, starting at the start of the array, or the start address, if specified. Data values continue to be read until the end of the file or the end address, if specified, is reached.
- Address values are hexadecimal numbers (even for $readmemb) preceded by @. When an address value is encountered, the next data word is read into that address.

Synthesis

Not synthesizable. Their effect is ignored by synthesis tools. Flip-flops inferred from memory arrays will not be initialized in the synthesized design; if a power up reset is required, this must be coded explicitly.

Tips

Memory arrays can be used to store stimulus, which is read from a text file. This is the only way to read data into a Verilog simulation, without extending the language using the Programming Language Interface (PLI) or using non-standard language extensions.

Example

module Test;
   reg a,b,c,d;

parameter NumPatterns = 100;
integer Pattern;
reg [3:0] Stimulus[1:NumPatterns];
MyDesign UUT (a,b,c,d,f);

initial
begin
$readmemb("Stimulus.txt", Stimulus);
Pattern = 0;
repeat (NumPatterns)
begin
    Pattern = Pattern + 1;
    {a,b,c,d} = Stimulus[Pattern];
    #110;
end
end

initial
$monitor("%t a=%b b=%b c=%b =%b : f=%b",
$realtime, a, b, c, d, f);
endmodule
$strobe

Prints a formatted line of text at the end of a time step, once all events at that time have been processed.

**Syntax**

\[
strobe(\text{Argument,}...); \\
strobe(Mcd, \text{Argument,}...);
\]

\[
Mcd = \text{Expression} \quad \text{[Integer value]}
\]

**Rules**

- The syntax of the arguments to these system tasks and the text they write is exactly the same as for the equivalent $display tasks.
- $strobe only prints the text when all activity at the time at which it was called has completed. This includes the effects of all blocking and non-blocking assignments.

**Tips**

Use $strobe in preference to $display or $write when writing simulation results. This guarantees that the steady values of the strobed nets and registers will be written.

**Example**

```plaintext
initial
begin
    a = 0;
    $display(a); \quad \text{// displays 0}
    $strobe(a); \quad \text{// displays 1 ...}
    a = 1; \quad \text{// ... because of this statement}
end
```

**See Also**

$display, $monitor, $write
$timeformat

Defines the format for printing simulation time. $timeformat is used in conjunction with the format specifier %t.

Syntax

$timeformat([Units, Precision, Suffix, MinFieldWidth]);

Rules

- Units is an integer between 0 and -15 which indicates the units in which times are to be printed: 0 means seconds, -3 means milliseconds, -6 microseconds, -9 nanoseconds, -12 picoseconds and -15 femtoseconds. Intermediate values may also be used: for example -10 means 100 ps units.
- Precision is the number of decimal digits to be printed after the decimal point.
- Suffix is a string that is printed after the time value.
- MinFieldWidth is the minimum number of characters to be printed, including leading spaces. If more characters are required, more will be printed.

The defaults, if no arguments are specified, are as follows. Units: the simulation precision; Precision: 0; Suffix: null string; MinFieldWidth: 20 characters.

Tips

Use `timescale, $timeformat and $realtime (with %t) to specify and display simulation times using $display, $monitor, or one of the other display tasks.

Example

$timeformat(-10, 2, " x100ps", 20); // 20.12 x100ps

See Also

`timescale, $display
Verilog provides a set of system tasks and functions to support stochastic modelling by enabling the creation and management of queues.

Syntax

$q\_initialize(q\_id, q\_type, max\_length, status);$
$q\_add(q\_id, job\_id, inform\_id, status);$
$q\_remove(q\_id, job\_id, inform\_id, status);$
$q\_full(q\_id, status);{\text{[Returns an integer]}}$
$q\_exam(q\_id, q\_stat\_code, q\_stat\_value, status);$

Where

See Statement.

General Comments

- All arguments to these system tasks and functions are integers.
- Each of these system tasks and functions returns a status integer, which has one of the following values:
  - 0 - Okay
  - 1 - The queue is full: can’t add the job ($q\_add$)
  - 2 - Undefined q\_id
  - 3 - The queue is empty: can’t remove the job ($q\_remove$)
  - 4 - Unsupported queue type: can’t create the queue ($q\_initialize$)
  - 5 - Maximum length is zero or less: can’t create the queue ($q\_initialize$)
  - 6 - Duplicate q\_id: can’t create the queue ($q\_initialize$)
  - 7 - Insufficient memory: can’t create the queue ($q\_initialize$)

$q\_initialize$

Creates a queue.
- q\_id (output) is a unique queue identifier, which is used to refer to that queue when calling the other queue tasks and functions.
- q\_type (input) is either 1 for a first-in, first-out (FIFO), or 2 for last-in, first-out (LIFO) queue.
- max\_length (input) is the maximum number of entries that are allowed in the queue.

$q\_add$

Adds an entry to a queue.
- q\_id (input) indicates to which queue to add the entry.
- job\_id (input) identifies the job. This is usually an integer that is incremented by the user each time an element is added to the queue, and can be used to identify the element when it is removed.
- inform\_id (input) is used to associate information with the queue entry. Its meaning is user defined.
$q\_remove$

Gets an entry from a queue.

- q_id (input) indicates from which queue to remove the entry.
- job_id (output) identifies the job (see $q\_add$).
- inform_id (output) is the value stored by $q\_add$.

$q\_full$

Checks to see if a queue is full. The returned value is 1 when the queue is full, and 0 when it is not.

$q\_exam$

Requests statistics about a queue. The times referred to in the following descriptions are based on when elements are added to the queue (arrival time), and the difference in time between when an element was added and when it was removed (wait time). The unit of time is the simulation precision.

- q_stat_code (input) indicates the information requested:
  - 1 - Current queue length
  - 2 - Mean inter-arrival time
  - 3 - Maximum queue length
  - 4 - Shortest wait time ever
  - 5 - Longest wait time for jobs still in the queue
  - 6 - Average wait time in the queue.
- q_stat_value (output) returns the requested information.
Example

module Queues;

parameter Queue = 1; // Q_id
parameter Fifo = 1, Lifo = 2;
parameter QueueMaxLen = 8;
integer Status, Code, Job, Value, Info;
reg IsFull;

task Error; // Write error message and quit
    ...
endtask

initial
begin

    // Create the queue
    $q_initialize(Queue, Lifo, QueueMaxLen, Status);
    if ( Status )
        Error("Couldn't initialize the queue");

    // Add jobs
    for (Job = 1; Job <= QueueMaxLen; Job = Job + 1)
        begin
            #10 Info = Job + 100;
            $q_add(Queue, Job, Info, Status);
            if ( Status )
                Error("Couldn't add to the queue");
            $display("Added Job %0d, Info = %0d", Job, Info);
            $write("Statistics: ");
            for ( Code = 1; Code <= 6; Code = Code + 1 )
                begin
                    $q_exam(Queue, Code, Value, Status);
                    if ( Status )
                        Error("Couldn't examine the queue");
                    $write("%8d", Value);
                    end
            $display(" ");
        end

    // Queue should now be full
    IsFull = $q_full(Queue, Status);
    if ( Status )
        Error("Couldn't see if queue is full");
    if ( !IsFull )

136
Error("Queue is NOT full");

// Remove jobs

repeat (10) begin
  $q_remove(Queue, Job, Info, Status);
  if (Status)
    Error("Couldn't remove from the queue");
  $display("Removed Job %0d, Info = %0d", Job, Info);
  $write("Statistics: ");
  for (Code = 1; Code <= 6; Code = Code + 1)
    begin
      $q_exam(Queue, Code, Value, Status);
      if (Status)
        Error("Couldn't examine the queue");
      $write("%8d", Value);
    end
  $display(" ");
end
endmodule

See Also
$random, $dist_chisquare etc.
Timing Checks

Verilog provides a number of system tasks, called only from specify blocks, to perform common timing checks.

Syntax

$hold(ReferenceEvent, DataEvent, Limit [, Notifier]);
$nochange(ReferenceEvent, DataEvent, StartEdgeOffset, EndEdgeOffset [, Notifier]);
$period(ReferenceEvent, Limit [,Notifier]);
$recovery(ReferenceEvent, DataEvent, Limit [,Notifier]);
$setup(DataEvent, ReferenceEvent, Limit [, Notifier]);
$setuphold(ReferenceEvent, DataEvent, SetupLimit, HoldLimit [, Notifier]);
$skew(ReferenceEvent, DataEvent, Limit [, Notifier]);
$width(ReferenceEvent, Limit [,Threshold [, Notifier]]);

ReferenceEvent = EventControl PortName [&& Condition]
DataEvent = PortName
Limit = {either} ConstantExpression SpecparamName
Threshold = {either} ConstantExpression SpecparamName
EventControl = {either}
  posedge
  negedge
  edge [ TransitionPair,... ]
TransitionPair = {either} 01 0x 10 1x x0 x1
Condition = {either}
  ScalarExpression
  ~ScalarExpression
  ScalarExpression == ScalarConstant
  ScalarExpression === ScalarConstant
  ScalarExpression != ScalarConstant
  ScalarExpression !== ScalarConstant

Rules

- A transition on the reference event establishes the reference time for the timing check. Reference events must be referenced to a module input or inout.
- A transition on the data event initiates the timing check. Data events must be referenced to a module input or inout.
- No setup violation is reported when the reference event and data event are simultaneous. However, a hold violation is reported.
- For $width, pulses shorter than the threshold (if given) will not produce violations.
- The reference event for the following time checks must be an edge triggered statement: $width, $period, $recovery, $nochange.
- Reference events may use the keyword edge, except for $recovery and $nochange, where only posedge and negedge are allowed.
Conditional timing checks (using the &&& notation) are made only if the condition is true.

The notifier argument, if present, must be a register. The value of the register changes when a violation occurs. If it was X it becomes 0, if 0 then 1, and if 1 then 0. If the value is Z it does not change.

Gotchas!

- Note that these system tasks can only be called in specify blocks. They cannot be called as procedural statements.
- The order of the ReferenceEvent and DataEvent arguments is reversed for $setup!

Tips

For a complex condition, describe the condition outside the specify block, and drive a conditioning signal (wire or reg) to be used inside the specify block.

Example

```vhdl
reg Err, FastClock; // Notifier registers

specify
  specparam Tsetup = 3.5, Thold = 1.5,
         Trecover = 2.0, Tskew = 2.0,
         Tpulse = 10.5, Tspike = 0.5;

  $hold(posedge Clk, Data, Thold);
  $nochange(posedge Clock, Data, 0, 0);
  $period(posedge Clk, 20, FastClock);
  $recovery(posedge Clk, Rst, Trecover);
  $setup(Data, posedge Clk, Tsetup);
  $setuphold(posedge Clk && !Reset, Data,
             Tsetup, Thold, Err);
  $skew(posedge Clk1, posedge Clk2, Tskew);
  $width(negedge Clk, Tpulse, Tspike);
endspecify
```

See Also

Specify, Specparam
Value Change Dump

A family of system tasks to store value changes in a Value Change Dump (VCD) file. A VCD file is a means of passing simulation stimulus or results to another program, for example a graphical waveform viewer.

Syntax

```plaintext
$dumpfile("FileName");
$dumpvars([Levels, ModuleOrVariable,...]);
$dumpoff; (suspend dumping)
$dumpon; (resume dumping)
$dumpall; (dump a checkpoint)
$dumplimit(FileSize); (update the dump file)
```

Where

See Statement.

Rules

- Levels is the number of levels of hierarchy to dump for any specified modules, with 1 meaning the specified levels of hierarchy only, and 0 meaning the specified levels, and all instances below.
- If no arguments are given, all the variables in the design are dumped.
- FileSize is the maximum dump file size, in bytes.
- $dumpvars may be called more than once, but each call must be at the same time (usually the start of simulation).

Example

```plaintext
module Test;

... initial
begin
  $dumpfile("results.vcd");
  $dumpvars(1, Test);
end

  // Perform periodic checkpointing of the design.
  initial
  forever
    $dumpall;

endmodule
```
The Verilog Golden Reference Guide

Command Line Options
Whilst the command line options used when invoking Verilog simulators are not part of the Verilog language, and are not mentioned in the LRM, most Verilog simulators support a common set of command line options, as well as their own proprietary ones.

There are two sorts of command line option, UNIX command options, which are one character preceded by a minus sign (E.g. -s), and 'plus arguments', which are of the form +word. Some of the UNIX command line options are followed by a value, such as a file name (E.g. -f file).

These are the most useful of the commonly found command line options. Note that not all simulators will support these options.

- **-f CommandFile** - read further command line options from CommandFile, as well as from the command line.
- **-k KeyFile** - Record any interactive commands entered during simulation in the file KeyFile.
- **-l LogFile** - Record simulator messages in LogFile (including output from $display etc.), as well as the standard output.
- **-r SaveFile** - Restart simulation from a file that was created by the (non-standard) system task $save.
- **-s** - Interrupt the simulator at time 0. This allows simulation to be controlled interactively.
- **-u** - Treat Verilog source code as consisting entirely of upper-case characters, except for strings. Use this option with care.
- **-v LibraryFile** - Search for missing modules or UDPs in LibraryFile. Only modules or UDPs that are instanced, but not defined in the rest of the design are compiled from LibraryFile. Modules and UDPs that are not used in the design are not compiled.
- **-y LibraryDirectory** - Search for missing modules or UDPs in files in LibraryDirectory. A module is expected to be defined in a file in the library directory having the same name as the module. If the command line option +libext+extension is given, it specifies the file extension that is appended to the module name to get the file name. For example, -y mylib +libext+.v means look for a missing module 'mycell' in the file mylib/mymcell.v
- **+define+MacroName** - Defines the text macro MacroName, with a null value. Such macros can be used in ifdef statements.
- **+incdir+Directory[+Directory...]** - Defines a search list of directories in which to search for files to be included with `include. The search starts in the current directory, and if the include file is not found there, the search continues through the +incdir directories in order.
- **+libext+Extension** - Defines the library file extension. See -y above.
- **+notimingchecks** - Turn off timing checks in specify blocks. This may speed up simulation, or suppress spurious timing error messages. Use with care.
- **+mindelays, +typdelays, +maxdelays** - Use, respectively, minimum, typical or maximum delays throughout the design. The default is to use typical
delays. You cannot mix minimum, typical and maximum delays in the same simulation run.

Gotchas!

Verilog simulators cannot check for misspelled 'plus' arguments. This is because the user can define his own 'plus' arguments. Therefore you must be extra careful to spell options such as "+maxdelays" correctly.
<table>
<thead>
<tr>
<th>Index</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Always</strong> 12</td>
</tr>
<tr>
<td>And 42</td>
</tr>
<tr>
<td>Argument Function 39</td>
</tr>
<tr>
<td>Task 94</td>
</tr>
<tr>
<td>`define 113</td>
</tr>
<tr>
<td>Assign Continuous Assignment 21</td>
</tr>
<tr>
<td>Procedural Continuous Assignment 77</td>
</tr>
<tr>
<td>Assignment Procedural Assignment 74</td>
</tr>
<tr>
<td>Continuous Assignment 21</td>
</tr>
<tr>
<td>Task 94</td>
</tr>
<tr>
<td>`define 113</td>
</tr>
<tr>
<td>Continuous Assignment 21</td>
</tr>
<tr>
<td>Deassign Continuous Assignment 21</td>
</tr>
<tr>
<td>Decay Time Delay Net 60</td>
</tr>
<tr>
<td>Declaration Event Function 39</td>
</tr>
<tr>
<td>Net 60</td>
</tr>
<tr>
<td>Register 80</td>
</tr>
<tr>
<td>Task 94</td>
</tr>
<tr>
<td>Default Case 16</td>
</tr>
<tr>
<td>Defparam 23</td>
</tr>
<tr>
<td>Delay 24</td>
</tr>
<tr>
<td>Delay Control Timing Control 100</td>
</tr>
<tr>
<td>Design Flow 26</td>
</tr>
<tr>
<td>Disable 27</td>
</tr>
<tr>
<td>Drive Strength Net 60</td>
</tr>
<tr>
<td>Continuous Assignment 21</td>
</tr>
<tr>
<td>Driver Net 60</td>
</tr>
<tr>
<td>Procedural Assignment 74</td>
</tr>
<tr>
<td>Else If 47</td>
</tr>
<tr>
<td>End Begin 14</td>
</tr>
<tr>
<td>Endcase Begin 14</td>
</tr>
<tr>
<td>Endcase Case 16</td>
</tr>
<tr>
<td>Errors 28</td>
</tr>
<tr>
<td>Escaped Identifier Name 57</td>
</tr>
<tr>
<td>Event 29</td>
</tr>
<tr>
<td>Event Control Timing Control 100</td>
</tr>
<tr>
<td>Event Trigger Event 29</td>
</tr>
<tr>
<td>Expansion Net 60</td>
</tr>
<tr>
<td>Expression 31</td>
</tr>
<tr>
<td>For 33</td>
</tr>
<tr>
<td>Force 35</td>
</tr>
<tr>
<td><strong>Index</strong></td>
</tr>
<tr>
<td>-------------</td>
</tr>
<tr>
<td>Forever</td>
</tr>
<tr>
<td>Fork</td>
</tr>
<tr>
<td>Function</td>
</tr>
<tr>
<td>Function Call</td>
</tr>
<tr>
<td>Gate</td>
</tr>
<tr>
<td>Hierarchical Name</td>
</tr>
<tr>
<td>Name</td>
</tr>
<tr>
<td>Hierarchy</td>
</tr>
<tr>
<td>Instantiation</td>
</tr>
<tr>
<td>Module</td>
</tr>
<tr>
<td>Name</td>
</tr>
<tr>
<td>Identifier</td>
</tr>
<tr>
<td>Reserved Words</td>
</tr>
<tr>
<td>IEEE 1364</td>
</tr>
<tr>
<td>If</td>
</tr>
<tr>
<td>Implicit Declaration</td>
</tr>
<tr>
<td>Net</td>
</tr>
<tr>
<td>Instantiation</td>
</tr>
<tr>
<td>Incomplete Assignment</td>
</tr>
<tr>
<td>If</td>
</tr>
<tr>
<td>Case</td>
</tr>
<tr>
<td>Inertial Delay</td>
</tr>
<tr>
<td>PATHPULSES$</td>
</tr>
<tr>
<td>Initial</td>
</tr>
<tr>
<td>Inout</td>
</tr>
<tr>
<td>Port</td>
</tr>
<tr>
<td>Task</td>
</tr>
<tr>
<td>Input</td>
</tr>
<tr>
<td>Port</td>
</tr>
<tr>
<td>Task</td>
</tr>
<tr>
<td>User Defined Primitive</td>
</tr>
<tr>
<td>Instantiation</td>
</tr>
<tr>
<td>Integer</td>
</tr>
<tr>
<td>Join</td>
</tr>
<tr>
<td>Fork</td>
</tr>
<tr>
<td>Label</td>
</tr>
<tr>
<td>Case</td>
</tr>
<tr>
<td>Begin</td>
</tr>
<tr>
<td>Fork</td>
</tr>
<tr>
<td>Loop</td>
</tr>
<tr>
<td>For</td>
</tr>
<tr>
<td>Forever</td>
</tr>
<tr>
<td>Repeat</td>
</tr>
<tr>
<td>While</td>
</tr>
<tr>
<td>Macro</td>
</tr>
<tr>
<td>`define</td>
</tr>
<tr>
<td>Macromodule</td>
</tr>
<tr>
<td>Module</td>
</tr>
<tr>
<td>Memory</td>
</tr>
<tr>
<td>Register</td>
</tr>
<tr>
<td>MinTypMaxExpression</td>
</tr>
<tr>
<td>Expression</td>
</tr>
<tr>
<td>Module</td>
</tr>
<tr>
<td>Named Event</td>
</tr>
<tr>
<td>Event</td>
</tr>
<tr>
<td>Nand</td>
</tr>
<tr>
<td>Net</td>
</tr>
<tr>
<td>Nmos</td>
</tr>
<tr>
<td>Gate</td>
</tr>
<tr>
<td>Non-Blocking Assignment</td>
</tr>
<tr>
<td>Procedural Assignment</td>
</tr>
<tr>
<td>Nor</td>
</tr>
<tr>
<td>Gate</td>
</tr>
<tr>
<td>Not</td>
</tr>
<tr>
<td>Gate</td>
</tr>
<tr>
<td>Notif0</td>
</tr>
<tr>
<td>Gate</td>
</tr>
<tr>
<td>Notif1</td>
</tr>
<tr>
<td>Gate</td>
</tr>
<tr>
<td>Number</td>
</tr>
<tr>
<td>Operators</td>
</tr>
<tr>
<td>Or</td>
</tr>
<tr>
<td>Gate</td>
</tr>
<tr>
<td>Output</td>
</tr>
<tr>
<td>Port</td>
</tr>
<tr>
<td>Task</td>
</tr>
<tr>
<td>Function</td>
</tr>
<tr>
<td>User Defined Primitive</td>
</tr>
<tr>
<td>Overriding Parameters</td>
</tr>
<tr>
<td>Defparam</td>
</tr>
<tr>
<td>Instantiation</td>
</tr>
<tr>
<td>Index</td>
</tr>
<tr>
<td>-------</td>
</tr>
<tr>
<td>Parallel Block Fork 38</td>
</tr>
<tr>
<td>Parameter 69</td>
</tr>
<tr>
<td>Part Select Expression 31</td>
</tr>
<tr>
<td>Path Delay Specify 84</td>
</tr>
<tr>
<td>PATHPULSES 71</td>
</tr>
<tr>
<td>PLA System Tasks And Functions 118</td>
</tr>
<tr>
<td>PLI Programming Language Interface 79</td>
</tr>
<tr>
<td>Pmos Gate 42</td>
</tr>
<tr>
<td>Port Precision `timescale 116</td>
</tr>
<tr>
<td>Primitive Gate 42</td>
</tr>
<tr>
<td>User Defined Primitive 103</td>
</tr>
<tr>
<td>Procedural Block Initial 49</td>
</tr>
<tr>
<td>Always 12</td>
</tr>
<tr>
<td>Procedural Assignment 74</td>
</tr>
<tr>
<td>Procedural Continuous Assignment 77</td>
</tr>
<tr>
<td>Programming Language Interface 79</td>
</tr>
<tr>
<td>Pulldown Gate 42</td>
</tr>
<tr>
<td>Pullup Gate 42</td>
</tr>
<tr>
<td>Pulse PATHPULSES 71</td>
</tr>
<tr>
<td>Rcmos Gate 42</td>
</tr>
<tr>
<td>Real Register 80</td>
</tr>
<tr>
<td>Realtime Register 80</td>
</tr>
<tr>
<td>Reg Register 80</td>
</tr>
<tr>
<td>Register 80</td>
</tr>
<tr>
<td>Release Force 35</td>
</tr>
<tr>
<td>Repeat 82</td>
</tr>
<tr>
<td>Repeat Control Timing Control 100</td>
</tr>
<tr>
<td>Reserved Words 83</td>
</tr>
<tr>
<td>Rnmos Gate 42</td>
</tr>
<tr>
<td>Rpmos Gate 42</td>
</tr>
<tr>
<td>Rtran Gate 42</td>
</tr>
<tr>
<td>Rtranif0 Gate 42</td>
</tr>
<tr>
<td>Rtranif1 Gate 42</td>
</tr>
<tr>
<td>Scalared Net 60</td>
</tr>
<tr>
<td>SDPD Specify 84</td>
</tr>
<tr>
<td>Sensitivity List Timing Control 100</td>
</tr>
<tr>
<td>Always 12</td>
</tr>
<tr>
<td>Sequential Block Begin 14</td>
</tr>
<tr>
<td>Specify 84</td>
</tr>
<tr>
<td>Specparam 88</td>
</tr>
<tr>
<td>Statement 89</td>
</tr>
<tr>
<td>Stochastic Modelling 134</td>
</tr>
<tr>
<td>Strength 90</td>
</tr>
<tr>
<td>String 92</td>
</tr>
<tr>
<td>Supply0 Net 60</td>
</tr>
<tr>
<td>Supply1 Net 60</td>
</tr>
<tr>
<td>Synthesizable Templates 103</td>
</tr>
<tr>
<td>Always 12</td>
</tr>
<tr>
<td>System Tasks And Functions 118</td>
</tr>
<tr>
<td>Table User Defined Primitive 103</td>
</tr>
<tr>
<td>Task 94</td>
</tr>
<tr>
<td>Task Enable 98</td>
</tr>
<tr>
<td>Index</td>
</tr>
<tr>
<td>-------</td>
</tr>
<tr>
<td>Text Macro</td>
</tr>
<tr>
<td>`define 113</td>
</tr>
<tr>
<td>Time</td>
</tr>
<tr>
<td>Register 80</td>
</tr>
<tr>
<td>Timing Checks 138</td>
</tr>
<tr>
<td>Timing Control 100</td>
</tr>
<tr>
<td>Tran</td>
</tr>
<tr>
<td>Gate 42</td>
</tr>
<tr>
<td>Tranif0</td>
</tr>
<tr>
<td>Gate 42</td>
</tr>
<tr>
<td>Tranif1</td>
</tr>
<tr>
<td>Gate 42</td>
</tr>
<tr>
<td>Transport Delay PATHPULSES 71</td>
</tr>
<tr>
<td>Tri</td>
</tr>
<tr>
<td>Net 60</td>
</tr>
<tr>
<td>Tri0</td>
</tr>
<tr>
<td>Net 60</td>
</tr>
<tr>
<td>Tri1</td>
</tr>
<tr>
<td>Net 60</td>
</tr>
<tr>
<td>Triand</td>
</tr>
<tr>
<td>Net 60</td>
</tr>
<tr>
<td>Trior</td>
</tr>
<tr>
<td>Net 60</td>
</tr>
<tr>
<td>Trireg</td>
</tr>
<tr>
<td>Net 60</td>
</tr>
<tr>
<td>UDP</td>
</tr>
<tr>
<td>User Defined Primitive 103</td>
</tr>
<tr>
<td>Unsigned Number</td>
</tr>
<tr>
<td>Number 63</td>
</tr>
<tr>
<td>Upwards Name Reference</td>
</tr>
<tr>
<td>Name 57</td>
</tr>
<tr>
<td>User Defined Primitive 103</td>
</tr>
<tr>
<td>Value Change Dump 140</td>
</tr>
<tr>
<td>VCD</td>
</tr>
<tr>
<td>Value Change Dump 140</td>
</tr>
<tr>
<td>Vectored</td>
</tr>
<tr>
<td>Net 60</td>
</tr>
<tr>
<td>Wait Control</td>
</tr>
<tr>
<td>Timing Control 100</td>
</tr>
<tr>
<td>Wand</td>
</tr>
<tr>
<td>Net 60</td>
</tr>
<tr>
<td>White 107</td>
</tr>
<tr>
<td>White Space</td>
</tr>
<tr>
<td>Name 57</td>
</tr>
<tr>
<td>Wire</td>
</tr>
<tr>
<td>Net 60</td>
</tr>
<tr>
<td>Wor</td>
</tr>
<tr>
<td>Net 60</td>
</tr>
<tr>
<td>Xnor</td>
</tr>
<tr>
<td>Gate 42</td>
</tr>
<tr>
<td>Xor</td>
</tr>
<tr>
<td>Gate 42</td>
</tr>
<tr>
<td>`celldf</td>
</tr>
<tr>
<td>Compiler Directives 110</td>
</tr>
<tr>
<td>`default_decay_time</td>
</tr>
<tr>
<td>Compiler Directives 110</td>
</tr>
<tr>
<td>`default_nettype</td>
</tr>
<tr>
<td>Compiler Directives 110</td>
</tr>
<tr>
<td>`default_trireg_strength</td>
</tr>
<tr>
<td>Compiler Directives 110</td>
</tr>
<tr>
<td>`define 113</td>
</tr>
<tr>
<td>`delay_mode_distributed</td>
</tr>
<tr>
<td>Compiler Directives 110</td>
</tr>
<tr>
<td>`delay_mode_path</td>
</tr>
<tr>
<td>Compiler Directives 110</td>
</tr>
<tr>
<td>`delay_mode_unit</td>
</tr>
<tr>
<td>Compiler Directives 110</td>
</tr>
<tr>
<td>`delay_mode_zero</td>
</tr>
<tr>
<td>Compiler Directives 110</td>
</tr>
<tr>
<td>else</td>
</tr>
<tr>
<td>`ifdef 115</td>
</tr>
<tr>
<td>`endcelldf</td>
</tr>
<tr>
<td>Compiler Directives 110</td>
</tr>
<tr>
<td>`endif</td>
</tr>
<tr>
<td>`ifdef 115</td>
</tr>
<tr>
<td>`ifdef 115</td>
</tr>
<tr>
<td>`include</td>
</tr>
<tr>
<td>Compiler Directives 110</td>
</tr>
<tr>
<td>`nounconnected_drive</td>
</tr>
<tr>
<td>Compiler Directives 110</td>
</tr>
<tr>
<td>`resetall</td>
</tr>
<tr>
<td>Compiler Directives 110</td>
</tr>
<tr>
<td>`timescale 116</td>
</tr>
<tr>
<td>`unconnected_drive</td>
</tr>
<tr>
<td>Compiler Directives 110</td>
</tr>
<tr>
<td>`undef</td>
</tr>
<tr>
<td>Compiler Directives 110</td>
</tr>
</tbody>
</table>
$async$and$array Etc.
System Tasks And Functions 118

$bitstoreal
System Tasks And Functions 118

$countdrivers
System Tasks And Functions 118

$display And $write 125

$dist_chi_square
System Tasks And Functions 118

$dist_erlang
System Tasks And Functions 118

$dist_exponential
System Tasks And Functions 118

$dist_normal
System Tasks And Functions 118

$dist_poisson
System Tasks And Functions 118

$dist_t
System Tasks And Functions 118

$dist_uniform
System Tasks And Functions 118

$dumpall
System Tasks And Functions 118

$dumpfile
System Tasks And Functions 118

$dumplimit
System Tasks And Functions 118

$dumpoff
System Tasks And Functions 118

$dumpon
System Tasks And Functions 118

$dumpvars
System Tasks And Functions 118

$fclose
$fopen And $fclose 127

$ftime
$ftime And $write 125

$finish
System Tasks And Functions 118

$monitor
$monitor

$fopen And $fclose 127

$frewrite
$display And $write 125

$getpattern
System Tasks And Functions 118

$hold
Timing Checks 138

$incsave
System Tasks And Functions 118

$input
System Tasks And Functions 118

$itor
System Tasks And Functions 118

$key
System Tasks And Functions 118

$list
System Tasks And Functions 118

$log
System Tasks And Functions 118

$monitor Etc. 129

$nochange
Timing Checks 138

$nokey
System Tasks And Functions 118
<table>
<thead>
<tr>
<th>Index</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>$nolog</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$period</td>
<td>Timing Checks</td>
<td>138</td>
</tr>
<tr>
<td>$printtimescale</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$q_add</td>
<td>Stochastic Modelling</td>
<td>134</td>
</tr>
<tr>
<td>$q_exam</td>
<td>Stochastic Modelling</td>
<td>134</td>
</tr>
<tr>
<td>$q_full</td>
<td>Stochastic Modelling</td>
<td>134</td>
</tr>
<tr>
<td>$q_initialize</td>
<td>Stochastic Modelling</td>
<td>134</td>
</tr>
<tr>
<td>$q_remove</td>
<td>Stochastic Modelling</td>
<td>134</td>
</tr>
<tr>
<td>$random</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$readmemb And $readmemh</td>
<td></td>
<td>130</td>
</tr>
<tr>
<td>$realtime</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$realtobits</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$recovery</td>
<td>Timing Checks</td>
<td>138</td>
</tr>
<tr>
<td>$reset</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$reset_count</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$reset_value</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$restart</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$stoi</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$save</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$scale</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$scope</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$setup</td>
<td>Timing Checks</td>
<td>138</td>
</tr>
<tr>
<td>$setuhold</td>
<td>Timing Checks</td>
<td>138</td>
</tr>
<tr>
<td>$showscopes</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$showvars</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$skew</td>
<td>Timing Checks</td>
<td>138</td>
</tr>
<tr>
<td>$sreadmemb</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$sreadmemh</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$stime</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$stop</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$strobe</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$sync$and$array Etc.</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$time</td>
<td>System Tasks And Functions</td>
<td>118</td>
</tr>
<tr>
<td>$timeformat</td>
<td></td>
<td>133</td>
</tr>
<tr>
<td>$width</td>
<td>Timing Checks</td>
<td>138</td>
</tr>
<tr>
<td>$write</td>
<td>$display And $write</td>
<td>125</td>
</tr>
</tbody>
</table>
For many more tips, models and tutorials for VHDL and Verilog, or to order further copies of the Golden Reference Guides and PaceMaker online tutorials, visit DOULOS at

The Winning Edge

http://www.doulos.co.uk