

Session 9: Solid State Physics  
**MOS Cap**


# Outline

---

1. 
2. 
3. 
4. 
5. 

- Ⓐ A
  - B
  - C
  - D
  - E
- Ⓕ F
  - G
- Ⓗ H
- Ⓘ I
- Ⓛ J

# MOS!

- 1.
  - 2.
  - 3.
  - 4.
  - 5.
- 


Metal: Al, ..., Poly Si (n++,p++),  $\rho_{poly} = 0.1 \text{ } m\Omega\text{cm}$

Oxide: SiO<sub>2</sub> (reason why Si beat GaAs)

Semi Conductor: Si

CMOS is the dominant technology in integrated circuits

Heart of a MOSFET is MOS-cap



p-type bulk  $\rightarrow$  nMOS  
n-type bulk  $\rightarrow$  pMOS  
(n/p)MOS  $\rightarrow$  CMOS



$$\epsilon_{Si} = 11.9 , \quad (\sim 3 \times) \epsilon_{SiO_2} = 3.9$$

# Bulk Semiconductor Potential , $\varphi_F$

1. 
2. 
3. 
4. 
5. 

Definition:

$$q\varphi_F \equiv E_i - E_F = E_{i(bulk)} - E_F$$




$$\varphi_F = \frac{kT}{q} \ln \left( \frac{N_A}{n_i} \right) > 0$$

$$\varphi_F = - \frac{kT}{q} \ln \left( \frac{N_D}{n_i} \right) < 0$$

# MOS – Special Case

1. 
2. 
3. 
4. 
5. 



Special case:  $\varphi_m = \varphi_s$



# MOS – Special Case


- 1.
  - 2.
  - 3.
  - 4.
  - 5.
- 

Special case:  $\varphi_m = \varphi_s$





# M (Al) , O (SiO<sub>2</sub>) , S (Si)

- |    |  |
|----|--|
| 1. |  |
| 2. |  |
| 3. |  |
| 4. |  |
| 5. |  |
- 





# Flat Band Voltage

- 1.
  - 2.
  - 3.
  - 4.
  - 5.
- 



# Voltage Barrier

- 1.
  - 2.
  - 3.
  - 4.
  - 5.
- 





$$V_G = V_{FB} = -0.8 \text{ V}$$

No way electrons might pass the voltage barrier!



# No Gate Voltage

- 1.
- 2.
- 3.
- 4.
- 5.



# Boundary Condition

- 1.
- 2.
- 3.
- 4.
- 5.



$$D_{2n} - D_{1n} = \rho_{surface}$$

$$\rho_{surface} = 0$$



$$\epsilon_1 \mathcal{E}_1 = \epsilon_2 \mathcal{E}_2$$

$$\epsilon_{ox} \frac{dE_{ox}}{dx} \Big|_{int} = \epsilon_{si} \frac{dE_{si}}{dx} \Big|_{int}$$

$$\frac{dE_{ox}}{dx} \Big|_{int} \cong 3 \frac{dE_{si}}{dx} \Big|_{int}$$



# M (PolyGate) , O (SiO<sub>2</sub>) , S (Si)

1.  
2.  
3.  
4.  
5.





# No Gate Voltage – Poly Gate

- 1.
- 2.
- 3.
- 4.
- 5.





# No Gate Voltage

- 1.
- 2.
- 3.
- 4.
- 5.



# No Gate Voltage

- 1.
  - 2.
  - 3.
  - 4.
  - 5.
- 




$$V_G - V_{FB} = V_{Ox} + \varphi_s$$

As important as KVL

# Flat Band

1. 
2. 
3. 
4. 
5. 


$$V_G = V_{FB}$$



# Accumulation

1. 
2. 
3. 
4. 
5. 


$$V_G < V_{FB}$$



# Flat Band

1. 
2. 
3. 
4. 
5. 


$$V_G = V_{FB}$$




# Depletion (Weak Inversion)

- 1.
  - 2.
  - 3.
  - 4.
  - 5.
- 
- The diagram illustrates five stages of depletion inversion:
1. Full Depletion: A thick bar with a uniform density profile  $\rho$ .
  2. Partial Depletion: A thick bar with a non-uniform density profile  $\rho$ , showing a depletion region near the center.
  3. Weak Inversion: A thick bar with a non-uniform density profile  $\rho$ , showing a depletion region near the center and a low-density region near the edges.
  4. Strong Inversion: A thick bar with a non-uniform density profile  $\rho$ , showing a high-density region near the center and a low-density region near the edges.
  5. Full Inversion: A thick bar with a uniform density profile  $\rho$ , where the charge has moved to the gate.


$$V_T > V_G > V_{FB}$$



# (Strong) Inversion



- 1.
  - 2.
  - 3.
  - 4.
  - 5.
- 
- The diagram illustrates five stages of inversion:
1. Depletion: A single row of squares.
  2. Light Inversion: Two rows of squares.
  3. Moderate Inversion: Three rows of squares.
  4. Strong Inversion: Four rows of squares.
  5. Deep Inversion: Five rows of squares.

$$V_G > V_T$$



# Depletion (Weak Inversion)

- 1.
- 2.
- 3.
- 4.
- 5.



$$\frac{d\mathcal{E}}{dx} = \frac{\rho}{\epsilon_{Si}} = \frac{-qN_A}{\epsilon_{Si}} = \frac{d^2\varphi}{dx^2}$$

$$\rightarrow \varphi_s = \frac{qN_A x^2}{2\epsilon_{Si}}$$

$$\rightarrow W_d = \sqrt{\frac{2\epsilon_{Si}}{qN_A}} \varphi_s$$

$$Q_{dep} = -qN_A W_d = \sqrt{2qN_A \epsilon_{Si} \varphi_s}$$

$$\epsilon_{ox} = \frac{-Q_{dep}}{\epsilon_{ox}} \rightarrow V_{ox} = \frac{-t_{ox} Q_{dep}}{\epsilon_{ox}} = \frac{-Q_{dep}}{C_{ox}} \quad [C/cm^2]$$

$$V_G = V_{FB} + V_{ox} + \varphi_s \rightarrow V_G = V_{FB} + \varphi_s + \frac{1}{C_{ox}} \sqrt{2qN_A \epsilon_{Si} \varphi_s}$$




p-type Si (nMOS)  
In Depl

$$\varphi_s < 0 \quad V_G = V_{FB} + \varphi_s - \frac{1}{C_{ox}} \sqrt{2qN_A \epsilon_{Si} |\varphi_s|}$$

n-type Si (pMOS)  
In Depl



# Threshold Voltage – Definition!

- 1.
- 2.
- 3.
- 4.
- 5.



# Threshold Voltage

- 1.
- 2.
- 3.
- 4.
- 5.



Definition of Threshold voltage:

$$V_T = V_G \Big|_{\varphi_s=2\varphi_F}$$

$$p_{bulk} = N_A \quad n_{surface} = N_A$$

$$W_{max} = W_{depl} \Big|_{\varphi_s=2\varphi_F} = \sqrt{\frac{2\epsilon_{Si}}{qN_A}(2\varphi_F)}$$

p-type

$$V_T = V_G \Big|_{\varphi_s=2\varphi_F} = V_{FB} + 2\varphi_F + \frac{1}{C_{Ox}} \sqrt{2qN_A\epsilon_{Si}(2\varphi_F)}$$

$$q\varphi_F = \frac{kT}{q} \ln \left( \frac{N_A}{n_i} \right) > 0$$




n-type

$$V_G = V_{FB} + 2\varphi_F - \frac{1}{C_{Ox}} \sqrt{2qN_A\epsilon_{Si}|2\varphi_F|}$$

$$q\varphi_F = -\frac{kT}{q} \ln \left( \frac{N_D}{n_i} \right) < 0$$


# Threshold Voltage vs. Bulk Doping

- 1.
- 2.
- 3.
- 4.
- 5.




# MOS Band Diagram (n-type Bulk)

- 1.
- 2.
- 3.
- 4.
- 5.





Decrease  $V_G$  (toward more negative values)  
→ move the gate energy-bands up, relative to the Si



- Accumulation
  - $V_G > V_{FB}$
  - Electrons accumulate at surface
- Depletion
  - $V_G < V_{FB}$
  - Electrons repelled from surface
- Inversion
  - $V_G < V_T$
  - Surface becomes p-type

# Accumulation, Poly Gate


- 1.
  - 2.
  - 3.
  - 4.
  - 5.
- 



Mobile carriers (holes) accumulate at Si surface


# Accumulation, Layer Charge Density

- 1.
- 2.
- 3.
- 4.
- 5.



$$V_G < V_{FB}$$

$$V_{Ox} \cong V_G - V_{FB}$$



From Gauss' Law:


$$\epsilon_{Ox} = -Q_{acc}/\epsilon_{SiO_2}$$



$$V_{Ox} = t_{Ox}\epsilon_{Ox} = -Q_{acc}/C_{Ox}$$

where  $C_{Ox} \equiv \epsilon_{SiO_2}/t_{Ox}$  [F/cm<sup>2</sup>]

$$\rightarrow Q_{acc} = -C_{Ox}(V_G - V_{FB}) > 0$$


# Depletion, Poly Gate

- 1.
  - 2.
  - 3.
  - 4.
  - 5.
- 




Si surface is depleted of mobile carriers (holes)  
 $\Rightarrow$  Surface charge is due to ionized dopants  
 (acceptors)

- 1.
- 2.
- 3.
- 4.
- 5.



# Depletion (Weak Inversion)

$$V_T > V_G > V_{FB}$$



$$\frac{d\mathcal{E}}{dx} = \frac{-qN_A}{\epsilon_{Si}} = \frac{d^2\varphi}{dx^2} \rightarrow \varphi_s = \frac{qN_Ax^2}{2\epsilon_{Si}}$$

$$\rightarrow W_d = \sqrt{\frac{2\epsilon_{Si}}{qN_A}\varphi_s} \quad V_{Ox} = \frac{-Q_{dep}}{C_{Ox}}$$

$$V_G = V_{FB} + V_{Ox} + \varphi_s \rightarrow V_G = V_{FB} + \varphi_s + \frac{1}{C_{Ox}}\sqrt{2qN_A\epsilon_{Si}\varphi_s}$$


Solving for  $\varphi_s$  :

$$\varphi_s = \frac{qN_A\epsilon_{Si}}{2C_{Ox}^2} \left[ \sqrt{1 + \frac{2C_{Ox}^2}{qN_A\epsilon_{Si}}(V_G - V_{FB})} - 1 \right]^2$$


$$Q_{dep} = -qN_A W_d = -\sqrt{2qN_A\epsilon_{Si}\varphi_s}$$

# Strong Inversion

- 1.
- 2.
- 3.
- 4.
- 5.



$$V_G > V_T$$



Significant density of mobile electrons at surface (surface is n-type)

As  $V_G$  is increased above  $V_T$ , the negative charge in the Si is increased by adding mobile electrons (rather than by depleting the Si more deeply), so the depletion width remains  $\sim$  constant at  $W = W_T$

$$\varphi_s \cong 2\varphi_F \quad \rightarrow W \cong W_T = \sqrt{\frac{2\epsilon_{Si}}{qN_A}(2\varphi_F)}$$


$$\begin{aligned} V_G &= V_{FB} + \varphi_s + V_{Ox} \\ &= V_{FB} + 2\varphi_F - \frac{Q_{dep} + Q_{inv}}{C_{Ox}} \\ &= V_{FB} + 2\varphi_F - \frac{\sqrt{2q\epsilon_{Si}N_A(2\varphi_F)}}{C_{Ox}} - \frac{Q_{inv}}{C_{Ox}} \end{aligned}$$

$$V_G = V_T - \frac{Q_{inv}}{C_{Ox}}$$


$$\therefore Q_{inv} = -C_{Ox}(V_G - V_T)$$

# $\varphi_s$ and $W$ vs. $V_G$


- 1.
- 2.
- 3.
- 4.
- 5.




$\varphi_s$ :




$W$ :




# Total Charge Density in Si, $Q_S$

- 1.
  - 2.
  - 3.
  - 4.
  - 5.
- 


$Q_{acc}$ :



$Q_{dep}$ :




$Q_{inv}$ :





$$Q_S = Q_{acc} + Q_{dep} + Q_{inv}$$

$Q_S$ :




# MOS C-V Characteristics

- 1.
  - 2.
  - 3.
  - 4.
  - 5.
- 




$$C = \left| \frac{dQ_{gate}}{dV_G} \right| = \left| \frac{dQ_S}{dV_G} \right|$$




# Debye Length

- 1.
- 2.
- 3.
- 4.
- 5.



- As the gate voltage is varied, incremental charge is added/subtracted to/from the gate and substrate.
- The incremental charges are separated by the gate oxide.



$$\frac{d^2\varphi}{dx^2} = -\frac{\rho}{\epsilon} = \frac{q}{\epsilon} (N_D - N_A + p - n)$$

n-type bulk:  $\frac{d^2\varphi}{dx^2} = \frac{q}{\epsilon} (N_D - n)$

$$\frac{d^2\varphi}{dx^2} = \frac{q}{\epsilon} (N_D - n_i e^{-(\varphi_n - \varphi)/\varphi_{th}})$$




$$= \frac{q}{\epsilon} N_D (1 - e^{\varphi/\varphi_{th}})$$

$$\approx \frac{q}{\epsilon} N_D \frac{\varphi}{\varphi_{th}} = \frac{\varphi}{L_D^2}$$

$$L_D = \sqrt{\frac{\epsilon kT}{q^2 N_D}}$$


# Flat-Band Capacitance

- 1.
- 2.
- 3.
- 4.
- 5.



$$C_{FB} = \frac{C_{Ox} C_D}{C_{Ox} + C_D}$$


$$\rightarrow \frac{1}{C_{FB}} = \frac{t_{Ox}}{\epsilon_{Ox}} + \frac{L_D}{\epsilon_{Si}}$$




$$\frac{1}{C} = \frac{t_{Ox}}{\epsilon_{Ox}} + \frac{W_{dep}}{\epsilon_{Si}}$$

# Capacitance in Inversion

- 1.
- 2.
- 3.
- 4.
- 5.



CASE 1: Inversion-layer charge can be supplied/removed quickly enough to respond to changes in the gate voltage.




→ Incremental charge is effectively added/subtracted at the surface of the substrate.

Time required to build inversion-layer charge =  $2N_A\tau_0/n_i$ , where  $\tau_0$  = minority-carrier lifetime at the surface


$$C = \left| \frac{dQ_{inv}}{dV_G} \right| = C_{ox}$$

- 1.
- 2.
- 3.
- 4.
- 5.



# Capacitance in Inversion

CASE 2: Inversion-layer charge *can not* be supplied/removed quickly enough to respond to changes in the gate voltage.




→ Incremental charge is effectively added/subtracted at depth  $W_T$  in the substrate.


$$\begin{aligned} \frac{1}{C} &= \frac{1}{C_{ox}} + \frac{1}{C_{dep}} \\ &= \frac{1}{C_{ox}} + \frac{W_T}{\epsilon_{Si}} \\ &= \frac{1}{C_{ox}} + \sqrt{\frac{2(2\varphi_F)}{qN_A\epsilon_{Si}}} \equiv \frac{1}{C_{min}} \end{aligned}$$

# Supply of Inversion Charge


- 1.
- 2.
- 3.
- 4.
- 5.



Accumulation:




Depletion:




Inversion:

Case 1




Case 2




# Boundary Condition


- 1.
  - 2.
  - 3.
  - 4.
  - 5.
- 



# Deep Depletion

- 1.
  - 2.
  - 3.
  - 4.
  - 5.
- 


If  $V_G$  is scanned quickly,  $Q_{inv}$  cannot respond to the change in  $V_G$ . The increase in substrate charge density  $Q_s$  must then come from an increase in depletion charge density  $Q_{dep}$   
⇒ depletion depth  $W$  increases as  $V_G$  increases  
⇒  $C$  decreases as  $V_G$  increases



# Boundary Condition


---

- 1.
- 2.
- 3.
- 4.
- 5.




# Oxide Charges

- 1.
- 2.
- 3.
- 4.
- 5.



In real MOS devices, there is always some charge in the oxide and at the Si/oxide interface.




In the oxide:

1. Trapped charge Q<sub>Ox</sub>  
High-energy electrons and/or holes injected into oxide
2. Mobile charge Q<sub>M</sub>  
Alkali-metal ions, which have sufficient mobility to drift in oxide under an applied electric field


At the interface:

1. Fixed charge Q<sub>F</sub>  
Excess Si (+)
2. Trapped charge Q<sub>IT</sub>  
Dangling bonds

- 1.
- 2.
- 3.
- 4.
- 5.



# Effect of Oxide Charges




In general, charges in the oxide cause a shift in the gate voltage required to reach the threshold condition:


$$\Delta V_T = -\frac{1}{\epsilon_{SiO_2}} \int_0^{t_{Ox}} x \rho_{0x}(x) dx$$

(x defined to be 0 at metal-oxide interface)

In addition, they may alter the field-effect mobility of mobile carriers (in a MOSFET) due to Coulombic scattering

# Fixed Oxide Charges $Q_F$


- 1.
  - 2.
  - 3.
  - 4.
  - 5.
- 



$$V_{FB} = \varphi_{ms} - \frac{Q_F}{C_{Ox}}$$

# Parameter Extraction from C-V

- 1.
- 2.
- 3.
- 4.
- 5.




From a single C-V measurement, we can extract much information about the MOS device.

Suppose we know that the gate-electrode material is heavily doped n-type poly-Si ( $\varphi_M = 4.05\text{eV}$ ), and that the gate dielectric is SiO<sub>2</sub> ( $\epsilon_r = 3.9$ ):



- From  $C_{max} = C_{Ox}$  we determine the oxide thickness  $x_0$
- From  $C_{min}$  and  $C_{Ox}$  we determine substrate doping (by iteration)
- From substrate doping and  $C_{Ox}$  we calculate the flat-band capacitance  $C_{FB}$
- From the C-V curve, we can find
- From  $\varphi_M$ ,  $\varphi_S$ ,  $C_{Ox}$ , and  $V_{FB}$  we can determine  $Q_F$

# Determination of $\varphi_M$ and $Q_F$

- 1.
  - 2.
  - 3.
  - 4.
  - 5.
- 


Measure C-V characteristics of capacitors with different oxide thicknesses.

Plot  $V_{FB}$  as a function of  $x_0$ :




# Mobile Ions

- 1.
- 2.
- 3.
- 4.
- 5.








Odd shifts in C-V characteristics were once a mystery:



Source of problem: Mobile charge moving to/away from interface, changing charge centroid

# Interface Traps

- 1.
  - 2.
  - 3.
  - 4.
  - 5.
- 




Traps cause “sloppy” C-V and also greatly degrade mobility in channel


$$\Delta V_G = -\frac{Q_{IT}(\varphi_s)}{C_{ox}}$$

# Poly-Si Gate Depletion

- 1.
- 2.
- 3.
- 4.
- 5.



A heavily doped film of polycrystalline silicon (poly-Si) is typically employed as the gate-electrode material in modern MOS devices.




There are practical limits to the electrically active dopant concentration (usually less than  $1 \times 10^{20} \text{ cm}^{-3}$  )


⇒ The gate must be considered as a semiconductor, rather than a metal

# MS Junction (Poly Gate)

- 1.
- 2.
- 3.
- 4.
- 5.



Si biased to inversion:



$V_G$  is effectively reduced:


$$Q_{inv} = C_{ox}(V_G - V_{poly} - V_T)$$

$$W_{poly} = \sqrt{\frac{2\epsilon_{Si}V_{poly}}{qN_{poly}}}$$

How can gate depletion  
be minimized?


# Gate Depletion Effect

- 1.
- 2.
- 3.
- 4.
- 5.



Gauss's Law dictates:

$$W_{poly} = \frac{\epsilon_{Ox} \epsilon_{Ox}}{q N_{poly}}$$



$t_{Ox}$  is effectively increased:


$$\begin{aligned} C &= \left( \frac{1}{C_{Ox}} + \frac{1}{C_{poly}} \right)^{-1} = \left( \frac{t_{Ox}}{\epsilon_{SiO_2}} + \frac{W_{poly}}{\epsilon_{Si}} \right)^{-1} \\ &= \frac{\epsilon_{SiO_2}}{t_{Ox} + \frac{1}{3}W_{poly}} \end{aligned}$$

$$Q_{inv} = C_{Ox} (V_G - V_{poly} - V_T)$$


$$Q_{inv} = \frac{\epsilon_{SiO_2}}{t_{Ox} + \frac{1}{3}W_{poly}} (V_G - V_T)$$

# Inversion Layer Thickness $T_{inv}$

- 1.
  - 2.
  - 3.
  - 4.
  - 5.
- 



The average inversion-layer location below the Si/SiO<sub>2</sub> interface is called the inversion-layer thickness,  $T_{inv}$ .




# Effective Oxide Thickness , $T_{Oxe}$

- 1.
  - 2.
  - 3.
  - 4.
  - 5.
- 


$$T_{Oxe} = t_{Ox} + \frac{1}{3}W_{poly} + \frac{1}{3}T_{inv}$$

@  $V_G = V_{DD}$




$(V_G + V_T)/T_{Ox}$  can be shown to be the average electric field in the inversion layer.  $T_{inv}$  of holes is larger than that of electrons because of the difference in effective masses.

# Effective Oxide Capacitance , $C_{Oxe}$

- 1.
  - 2.
  - 3.
  - 4.
  - 5.
- 


$$Q_{inv} = C_{Oxe}(V_G - V_T)$$

$$T_{Oxe} = t_{Ox} + \frac{1}{3}W_{poly} + \frac{1}{3}T_{inv}$$




# MOS Cap: Equivalent Circuit in Depletion & Inversion


- 1.
- 2.
- 3.
- 4.
- 5.




General case for both depletion and inversion regions.




In the depletion regions



$$V_G \approx V_T$$




Strong inversion






# $V_T$ Adjustment by Ion Implantation

- 1.
- 2.
- 3.
- 4.
- 5.



In modern IC fabrication processes, the threshold voltages of MOS transistors are adjusted by ion implantation:

- A relatively small dose NI (units: ions/cm<sup>2</sup>) of dopant atoms is implanted into the near-surface region of the semiconductor
- When the MOS device is biased in depletion or inversion, the implanted dopants add to the dopant-ion charge near the oxide-semiconductor interface.






$$\Delta V_T = -\frac{qN_I}{C_{ox}}$$

$N_I > 0$  for donor atoms

$N_I < 0$  for acceptor atoms

# Dynamic $V_T$ Adjustment Bulk Voltage

- 1.
  - 2.
  - 3.
  - 4.
  - 5.
- 





$$V_T = V_{FB} + V_C + 2\varphi_F + \frac{Q_{depl}}{C_{Ox}}$$

$$Q_{depl} = \sqrt{2qN_A\epsilon_{Ox}(V_{BC} + 2\varphi_F)}$$

# CCD Imager and CMOS Imager

- 1.
- 2.
- 3.
- 4.
- 5.



Deep depletion,  $Q_{inv} = 0$

Exposed to light

