


Session 6: MOSFET

Solid State Devices:

1



MOSFET: 2Terminal

MOS Capacitance

2

MS Junctions - Before being Joined


Metal: Al, ..., Poly Si (n^{++}, p^{++}), $\rho_{\text{poly}} = 0.1 \text{ m}\Omega\text{-cm}$

Oxide: SiO_2 (reason why Si beat GaAs)

Semi Conductor: Si

CMOS is the dominant technology in integrated circuits

Heart of a MOSFET is MOS-cap




3

Bulk Semiconductor Potential, ϕ_F


Definition:

$$q\phi_F \triangleq E_i - E_F = E_{i(\text{bulk})} - E_F$$



p-type



$$q\phi_F = \frac{kT}{q} \ln \left(\frac{N_A}{n_i} \right) > 0$$





n-type

$$q\phi_F = -\frac{kT}{q} \ln \left(\frac{N_D}{n_i} \right) < 0$$


4






Voltage barrier

No way electrons might pass the voltage barrier!




9

No Gate voltage



10

Boundary conditions



$$D_{2n} - D_{1n} = \rho_{surface}$$

$$\rho_{surface} = 0$$


$$\epsilon_1 \mathcal{E}_{1n} = \epsilon_2 \mathcal{E}_{2n}$$

$$\epsilon_{SiO_2} \left. \frac{dE_{ox}}{dx} \right|_{int} = \epsilon_{Si} \left. \frac{dE_{Si}}{dx} \right|_{int}$$



$$\left. \frac{dE_{ox}}{dx} \right|_{int} \approx 3 \left. \frac{dE_{Si}}{dx} \right|_{int}$$



11



Poly Gate







12











Threshold Voltage

$$V_T = V_G|_{\phi_s=2\phi_F}$$

$$n_{surface} = N_A \quad p_{bulk} = N_A$$

$$W_{max} = W_T|_{\phi_s=2\phi_F} = \sqrt{\frac{2\epsilon_{Si}}{qN_A}} (2\phi_F)$$

Definition of Threshold voltage:

p-type $V_T = V_{FB}|_{\phi_s=2\phi_F} = V_{FB} + 2\phi_F + \frac{1}{C_{ox}} \sqrt{2qN_A \epsilon_{Si}} (2\phi_F)$

n-type $V_T = V_{FB} + 2\phi_F + \frac{1}{C_{ox}} \sqrt{2qN_A \epsilon_{Si}} |2\phi_F|$

$$\left(\phi_F = \frac{kT}{q} \ln \left(\frac{N_A}{n_i} \right) \right)$$

$$\left(\phi_F = -\frac{kT}{q} \ln \left(\frac{N_D}{n_i} \right) \right)$$

23

Threshold Voltage


p-type

n-type

24

MOS Band Diagrams (n-type Si)

Decrease V_G (toward more negative values)
 -> move the gate energy-bands up, relative to the Si



- Accumulation

- $V_G > V_{FB}$
- Electrons accumulate at surface

- Depletion

- $V_G < V_{FB}$
- Electrons repelled from surface


- ⊙ Inversion

- $V_G < V_T$
- Surface becomes p-type


25

Accumulation, Poly gate

$$V_G < V_{FB}$$



Mobile carriers (holes) accumulate at Si surface



26

Accumulation Layer charge density

$$V_G < V_{FB}$$

$$V_{ox} \cong V_G - V_{FB}$$


From Gauss' Law:

$$\mathcal{E}_{ox} = -Q_{acc} / \epsilon_{SiO_2}$$

$$V_{ox} = \mathcal{E}_{ox} t_{ox} = -Q_{acc} / C_{ox}$$

where $C_{ox} \equiv \epsilon_{SiO_2} / t_{ox}$
(units: F/cm²)


$$\Rightarrow Q_{acc} = -C_{ox} (V_G - V_{FB}) > 0$$




27

Depletion (n+ poly-Si gate, p-type Si)

$$V_T > V_G > V_{FB}$$



Si surface is depleted of mobile carriers (holes)
=> Surface charge is due to ionized dopants (acceptors)



28

Depletion

$V_T > V_G > V_{FB}$

p-type Si (nMOS)

$$\frac{d\mathcal{E}}{dx} = \frac{-qN_A}{\epsilon_{Si}} = \frac{d^2\phi}{dx^2} \rightarrow \phi_s = \frac{qN_A x^2}{2\epsilon_{Si}}$$

$$\rightarrow W_d = \sqrt{\frac{2\epsilon_{Si}}{qN_A} \phi_s}$$

$$V_{ox} = \frac{-Q_{dep}}{C_{ox}}$$

$$V_G = V_{FB} + V_{ox} + \phi_s \rightarrow V_G = V_{FB} + \phi_s + \frac{1}{C_{ox}} \sqrt{2qN_A \epsilon_{Si} \phi_s}$$

Solving for ϕ_s

$$\phi_s = \frac{qN_A \epsilon_{Si}}{2C_{ox}^2} \left[\sqrt{1 + \frac{2C_{ox}^2 (V_G - V_{FB})}{qN_A \epsilon_{Si}}} - 1 \right]^2$$

$$Q_{dep} = -qN_A W = -\sqrt{2qN_A \epsilon_{Si} \phi_s}$$

29

Strong Inversion (p-type SD)

As V_G is increased above V_T , the negative charge in the Si is increased by adding mobile electrons (rather than by depleting the Si more deeply), so the depletion width remains ~constant at $W = W_T$

p-type Si

Significant density of mobile electrons at surface (surface is n-type)

$$\phi_s \cong 2\phi_F \rightarrow W \cong W_T = \sqrt{\frac{2\epsilon_{Si} (2\phi_F)}{qN_A}}$$

$$V_G = V_{FB} + \phi_s + V_{ox}$$



$$= V_{FB} + 2\phi_F - \frac{(Q_{dep} + Q_{inv})}{C_{ox}}$$



$$= V_{FB} + 2\phi_F + \frac{\sqrt{2qN_A \epsilon_{Si} (2\phi_F)}}{C_{ox}} - \frac{Q_{inv}}{C_{ox}}$$

$$= V_T - \frac{Q_{inv}}{C_{ox}}$$

$$\therefore Q_{inv} = -C_{ox} (V_G - V_T)$$

30








Flat-Band Capacitance

$$\frac{d^2\phi}{dx^2} = \frac{q}{\epsilon}(N_D - n) = \frac{q}{\epsilon}(N_D - n_i e^{q(\phi_n - \phi)/kT}) = \frac{q}{\epsilon} N_D (1 - e^{q\phi/kT})$$

Taylor series:
$$\frac{d^2\phi}{dx^2} = \frac{q}{\epsilon} N_D \frac{q\phi}{kT} = \frac{\phi}{L_D^2} \quad \left(L_D = \sqrt{\frac{\epsilon kT}{q^2 N_D}} \right)$$



$$C_{FB} = \frac{C_{ox} C_D}{C_{ox} + C_D} \rightarrow \frac{1}{C_{FB}} = \frac{t_{ox}}{\epsilon_{ox}} + \frac{L_D}{\epsilon_{Si}}$$




35

Capacitance in Inversion (n-type Si)

CASE 1: Inversion-layer charge *can* be supplied/removed quickly enough to respond to changes in the gate voltage.

→ Incremental charge is effectively added/subtracted at the surface of the substrate.



Time required to build inversion-layer charge = $2N_A\tau_0/n_i$, where τ_0 = minority-carrier lifetime at surface


$$C = \left| \frac{dQ_{inv}}{dV_G} \right| = C_{ox}$$

36

Capacitance in Inversion (p-type Si)

CASE 2: Inversion-layer charge *cannot* be supplied/removed quickly enough to respond to changes in the gate voltage.


→ Incremental charge is effectively added/subtracted at a depth W_T in the substrate.



$$\begin{aligned} \frac{1}{C} &= \frac{1}{C_{ox}} + \frac{1}{C_{dep}} \\ &= \frac{1}{C_{ox}} + \frac{W_T}{\epsilon_{Si}} \\ &= \frac{1}{C_{ox}} + \sqrt{\frac{2(2\phi_F)}{qN_A\epsilon_{Si}}} \equiv \frac{1}{C_{min}} \end{aligned}$$

37


Supply of Substrate Charge (p-type Si)



38

Capacitor vs. Transistor C-V (LF vs. HF)

p-type Si:




39

Deep Depletion

If V_G is scanned quickly, Q_{inv} cannot respond to the change in V_G . The increase in substrate charge density Q_s must then come from an increase in depletion charge density Q_{dep}

⇒ depletion depth W increases as V_G increases


⇒ C decreases as V_G increases



40

Oxide Charges

In real MOS devices, there is always some charge in the oxide and at the Si/oxide interface.



In the oxide:


1. Trapped charge Q_{ot}
High-energy electrons and/or holes injected into oxide
2. Mobile charge Q_M
Alkali-metal ions, which have sufficient mobility to drift in oxide under an applied electric field

At the interface:

1. Fixed charge Q_f
Excess Si (+)
2. Trapped charge Q_{IT}
Dangling bonds

41

Effect of Oxide Charges



In general, charges in the oxide cause a shift in the gate voltage required to reach the threshold condition:


$$\Delta V_T = -\frac{1}{\epsilon_{\text{SiO}_2}} \int_0^{x_0} x \rho_{ox}(x) dx$$

(x defined to be 0 at metal-oxide interface)

In addition, they may alter the field-effect mobility of mobile carriers (in a MOSFET) due to Coulombic scattering

42

Fixed Oxide Charge Q_f



$$V_{FB} = \phi_{MS} - \frac{Q_f}{C_{ox}}$$

43

Parameter Extraction from C-V


From a single C-V measurement, we can extract much information about the MOS device.

- ⊙ Suppose we know that the gate-electrode material is heavily doped n-type poly-Si ($\Phi_M=4.05\text{eV}$), and that the gate dielectric is SiO_2 ($\epsilon_r=3.9$):
 - From $C_{\max} = C_{ox}$ we determine the oxide thickness x_o
 - From C_{\min} and C_{ox} we determine substrate doping (by iteration)
 - From substrate doping and C_{ox} we calculate the flat-band capacitance C_{FB}
 - From the C-V curve, we can find
 - From Φ_M, Φ_S, C_{ox} , and V_{FB} we can determine Q_f

44

Determination of Φ_M and Q_f


Measure C-V characteristics of capacitors with different oxide thicknesses. Plot V_{FB} as a function of x_o :



45

Mobile Ions

Odd shifts in C-V characteristics were once a mystery:





$$\Delta V_{FB} = -\frac{Q_M}{C_{ox}}$$

Source of problem: Mobile charge moving to/away from interface, changing charge centroid

46

Interface Traps




Traps cause “sloppy” C-V and also greatly degrade mobility in channel

$$\Delta V_G = -\frac{Q_{IT}(\phi_s)}{C_{ox}}$$

47

Poly-Si Gate Depletion

A heavily doped film of polycrystalline silicon (poly-Si) is typically employed as the gate-electrode material in modern MOS devices.




- There are practical limits to the electrically active dopant concentration (usually less than $1 \times 10^{20} \text{ cm}^{-3}$)
- ⇒ The gate must be considered as a semiconductor, rather than a metal

48

Inversion-Layer Thickness T_{inv}


The average inversion-layer location below the Si/SiO₂ interface is called the *inversion-layer thickness*, T_{inv} .



51

Effective Oxide Thickness, T_{oxe}

$$T_{oxe} = x_o + \frac{W_{poly}}{3} + \frac{T_{inv}}{3} \quad \text{at } V_G = V_{dd}$$




$(V_G + V_T)/T_{oxe}$ can be shown to be the average electric field in the inversion layer. T_{inv} of holes is larger than that of electrons because of the difference in effective masses.

52

Effective Oxide Capacitance, C_{oxe}

$$T_{ox} = x_o + W_{poly} / 3 + T_{inv} / 3$$

$$Q_{inv} = \frac{\epsilon_{ox}}{T_{oxe}} (V_G - V_T) = C_{oxe} (V_G - V_T)$$



53

V_T Adjustment by Ion Implantation

- ⊙ In modern IC fabrication processes, the threshold voltages of MOS transistors are adjusted by ion implantation:
 - A relatively small dose N_I (units: ions/cm²) of dopant atoms is implanted into the near-surface region of the semiconductor
 - When the MOS device is biased in depletion or inversion, the implanted dopants add to the dopant-ion charge near the oxide-semiconductor interface.

$$\Delta V_T = -\frac{qN_I}{C_{ox}} \quad \begin{array}{l} N_I > 0 \text{ for donor atoms} \\ N_I < 0 \text{ for acceptor atoms} \end{array}$$

54