


Outline

1. Lab	██████
2. Power	██████
3. Ser/Parl	██████████
4. Small sig.	██████████
5. Applic	██████████

- Lab hits
 - Power Supply, Oscilloscope , Breadboard , Multimeters
- Energy
 - Power an Energy for R, L, C
- Series / Parallel
 - LTI & NLTI
 - Duality
 - 1-port 2-port Networks
 - Piecewise linear
- Small Signal
 - Bias point, small signal model
 - Diode example
- Applications
 - Rectifier, Voltage limiter
 - Zener

2



Power Supply


1. Lab	██████
2. Power	██████
3. Ser/Parl	██████████
4. Small sig.	██████████
5. Applic	██████████

The circuit diagram shows a power supply with two outputs: -31V and +27.9V. Two red 'X' marks indicate points where components are missing or incorrect. The graph shows a voltage v versus current i . It features a linear load line starting from the origin and ending at a vertical saturation limit. The short-circuit current is labeled as I_{short} , and the current limit is indicated by a vertical line.

4

Breadboard


- | | |
|---------------|--------|
| 1. Lab | □□□□ |
| 2. Power | □□□□ |
| 3. Ser/Parl | □□□□□□ |
| 4. Small sig. | □□□□□□ |
| 5. Applic | □□□□□□ |



5

Oscilloscope

- | | |
|---------------|--------|
| 1. Lab | □□□□ |
| 2. Power | □□□□ |
| 3. Ser/Parl | □□□□□□ |
| 4. Small sig. | □□□□□□ |
| 5. Applic | □□□□□□ |

**Oscilloscope Probe**

- | | |
|---------------|--------|
| 1. Lab | □□□□ |
| 2. Power | □□□□ |
| 3. Ser/Parl | □□□□□□ |
| 4. Small sig. | □□□□□□ |
| 5. Applic | □□□□□□ |

Do not use oscilloscope probe
for power cables!

7

Digital Multimeters


- | | |
|---------------|--------|
| 1. Lab | □□□□ |
| 2. Power | □□□□ |
| 3. Ser/Parl | □□□□□□ |
| 4. Small sig. | □□□□□□ |
| 5. Applic | □□□□□□ |

8

Energy and Power

Voltage definition: $V \equiv \frac{W}{Q}$


$$V = \frac{\delta W}{\delta Q} = \frac{\delta W/\delta t}{\delta Q/\delta t} = \frac{P}{I} \rightarrow P = VI$$



Power in electrical eng!

$$p(t) = v(t)i(t)$$

$$W(t_0, t_1) \equiv \int_{t_0}^{t_1} p(t) dt = \int_{t_0}^{t_1} v(t)i(t) dt$$




$$\left\{ \begin{array}{l} v_1 = v_2 \\ i_1 = -i_2 \end{array} \right. \rightarrow p_1 = -p_2$$

$$\sum p = 0$$

9

Passivity




Resistance



Definition:

Passive
always in I, II ($\forall p(t) \geq 0$)
receives power ; consumes power


Active: not passive
a point in III or IV ($\exists p(t) < 0$)
delivers power ; generate power



10

Energy stored in TI Capacitor

capacitance



NLTI

$$q = \hat{q}(v)$$

$$i(t) = \frac{dq}{dt}$$

$$W(t_0, t_1) = \int_{t_0}^{t_1} v(t) \cdot i(t) dt = \int_{q(t_0)}^{q(t_1)} v(q) dq$$

Assume at $t = 0 : v = 0, q = 0$

$$\mathcal{E}_E(t) = \int_0^{q(t)} v(q) dq$$

If $q = Cv$

$$\mathcal{E}_E(t) = \frac{1}{2}Cv^2 = \frac{q^2}{2C}$$

Only for LTI Cap

11

Energy stored in TI Inductor

inductor



NLTI

$$\varphi = \hat{\varphi}(i)$$

$$v(t) = \frac{d\varphi}{dt}$$

$$W(t_0, t_1) = \int_{t_0}^{t_1} v(t) \cdot i(t) dt = \int_{\varphi(t_0)}^{\varphi(t_1)} i(\varphi) d\varphi$$

Assume at $t = 0 : i = 0, \varphi = 0$
(no hysteresis)

$$\mathcal{E}_M(t) = \int_0^{\varphi(t)} i(\varphi) d\varphi$$


If $\varphi = Li$

$$\mathcal{E}_M(t) = \frac{1}{2}Li^2 = \frac{\varphi^2}{2L}$$

Only for LTI Inductor


12

4th Element, Memristor




13

Series / Parallel LTI




14

Series / Parallel NLTI





15



Series / Parallel NLTI



16

Series / Parallel NLT


17

Duality

S	S*
v	i
$v = \hat{R}(i)$	$v = \hat{R}^{-1}(i) = G(v)$
R	$G = 1/R$
open circuit	short circuit
V_0	I_0
series	parallel
KVL	KCL

18

?




- ✓ parallel /series combination of linear resistors will be linear
- ✗ parallel /series combination of nonlinear resistors will be nonlinear
- ✓ parallel /series combination of bilateral resistors will be bilateral
- ✓ parallel /series combination of voltage controlled resistors will be voltage controlled



19

2-port equal resistance


1- port / 2-terminal



2- port:



$$\begin{aligned} 3 \text{ eqs, } \\ r_a + r_c &= R_{ac} \parallel (R_{ab} + R_{bc}) \\ r_b + r_c &= R_{bc} \parallel (R_{ab} + R_{ac}) \\ r_a + r_b &= R_{ab} \parallel (R_{ac} + R_{bc}) \end{aligned}$$






$$\begin{aligned} r_a &= \frac{R_{ac} R_{ab}}{R_{ac} + R_{ab} + R_{bc}} \\ r_b &= \frac{R_{bc} R_{ab}}{R_{ac} + R_{ab} + R_{bc}} \\ r_a &= \frac{R_{ac} R_{bc}}{R_{ac} + R_{ab} + R_{bc}} \end{aligned}$$

$$\begin{aligned} R_{ab} &= \frac{r_a r_b + r_a r_c + r_b r_c}{r_c} \\ R_{bc} &= \frac{r_a r_b + r_a r_c + r_b r_c}{r_a} \\ R_{ac} &= \frac{r_a r_b + r_a r_c + r_b r_c}{r_b} \end{aligned}$$

20

Piecewise Linear Approximation Technique – Synthesis




1. Lab
2. Power
3. Ser/Parl
4. Small sig.
5. Applic



21

Piecewise Linear Approximation Technique – Synthesis



1. Lab
2. Power
3. Ser/Parl
4. Small sig.
5. Applic



22

Quiescent Point

1. Lab
2. Power
3. Ser/Parl
4. Small sig.
5. Applic



$$\begin{aligned} & \text{dc: } I_0 \\ & \text{ac: } I_0 + \tilde{i}_0 \sin \omega t \end{aligned}$$

$$\begin{aligned} & \text{dc: } V_0 \\ & \text{ac: } V_0 + \tilde{v}_0 \sin \omega t \end{aligned}$$


Small signal regime
 $\tilde{v}_0 \ll V_0$
 $\tilde{i}_0 \ll I_0$

23



Quiescent (Bias) Point for NLTI

1. Lab
2. Power
3. Ser/Parl
4. Small sig.
5. Applic

Linear 2-terminal network



Thevenin equivalent



24

Small-Signal Analysis (for NLT)

1. Lab 2. Power 3. Ser/Parl 4. Small sig. 5. Applic

$i(t) \rightarrow i$

R

V_0

$v_s(t)$

$v(t)$

$i(t)$

$\tilde{v}_0 \sin \omega t$

Small-signal condition $\tilde{v}_0 \ll V_0$

$$\begin{cases} i = \hat{i}(v) \\ V_Q = V_0 - RI_Q \end{cases} \quad \left\{ \begin{array}{l} I_Q = \hat{i}(V_Q) \\ V_Q = V_0 - RI_Q \end{array} \right.$$

$$\begin{cases} v(t) \equiv V_Q + \tilde{v}(t) \\ i(t) \equiv I_Q + \tilde{i}(t) \end{cases}$$

$$I_Q + \tilde{i}(t) = \hat{i}(V_Q + \tilde{v}(t))$$

25

Small-Signal Analysis (for NLT)

1. Lab 2. Power 3. Ser/Parl 4. Small sig. 5. Applic

$i(t) \rightarrow i$

R

V_0

$v_s(t)$

$v(t)$

$i(t)$

$\tilde{v}_0 \sin \omega t$

Taylor series:

$$f(x_0 + \delta x) \cong f(x_0) + \frac{df}{dx}\Big|_{x_0} (\delta x) + \frac{1}{2} \frac{d^2 f}{dx^2}\Big|_{x_0} (\delta x)^2 + \dots$$

$$I_Q + \tilde{i}(t) \approx \hat{i}(V_Q) + \frac{d\hat{i}}{dv}\Big|_{V_Q} \tilde{v}(t)$$

Small-signal condition $\tilde{v}_0 \ll V_0$

$$\begin{cases} i = \hat{i}(v) \\ V_Q = V_0 - RI_Q \end{cases} \quad \left\{ \begin{array}{l} I_Q = \hat{i}(V_Q) \\ V_Q = V_0 - RI_Q \end{array} \right.$$

$$\begin{cases} v(t) \equiv V_Q + \tilde{v}(t) \\ i(t) \equiv I_Q + \tilde{i}(t) \end{cases}$$

$$I_Q + \tilde{i}(t) = \hat{i}(V_Q + \tilde{v}(t))$$

dc $I_Q = \hat{i}(V_Q)$

ac $\tilde{i}(t) \approx \underbrace{\frac{d\hat{i}}{dv}\Big|_{V_Q}}_{G_{SS} = 1/R_{SS}} \tilde{v}(t)$

R_{SS} small signal resistance

26

Small-Signal Analysis (for NLT)

1. Lab 2. Power 3. Ser/Parl 4. Small sig. 5. Applic

$i(t) \rightarrow i$

R

V_0

$v_s(t)$

$v(t)$

$i(t)$

$\tilde{v}_0 \sin \omega t$

Step1: Find Bias Point!

$R_{SS} = \frac{1}{\frac{di}{dv}\Big|_{V_Q}} = \frac{dy}{dx}\Big|_{I_Q}$

Step2: Small Signal Analysis!

$\tilde{v}(t) = \frac{R_{SS}}{R + R_{SS}} v_s(t)$

$v_s(t) = \tilde{v}_0 \sin \omega t$

27

Example – Diode

1. Lab 2. Power 3. Ser/Parl 4. Small sig. 5. Applic

i_D

v_D

D

LN

i_D

V_D

i_d

v_d

NLT: Diode

$$i_D = I_S (e^{qv_D/nkT} - 1)$$

$$V_T = \frac{kT}{q} \Big|_{300K} = 26mV$$

bias small signal

Forward biased diode:

$$i_D = I_S (e^{qv_D/nkT} - 1) \approx I_S e^{\frac{V_D}{nV_T}} e^{\frac{v_d}{nV_T}}$$

$$i_D \approx I_S e^{\frac{V_D}{nV_T}} \left(1 + \frac{v_d}{nV_T} + \frac{1}{2} \left(\frac{v_d}{nV_T} \right)^2 + \dots \right) \approx I_D + I_D \frac{v_d}{nV_T} \quad \boxed{\frac{v_d}{nV_T} \ll 1}$$


$r_d \equiv \frac{v_d}{i_d} = \frac{nV_T}{I_D}$ small signal resistance

$$r_d = \frac{1}{\frac{di}{dv}\Big|_{V_D}} = \frac{nV_T}{I_D}$$


28

Example – Diode

1. Lab
2. Power
3. Ser/Parl
4. Small sig.
5. Applic



small signal resistance
 $r_d = \frac{nV_T}{I_D}$




? How to solve bias (large signal)

$$I_D = I_s(e^{V_D/nV_T} - 1)$$

29

Diode – Large Signal


1. Lab
2. Power
3. Ser/Parl
4. Small sig.
5. Applic



NLTI: Diode

$$i_D = I_s(e^{qvD/nkT} - 1)$$

$$V_T = \left. \frac{kT}{q} \right|_{300^\circ K} = 26mV$$





30

Diode – Large Signal

1. Lab
2. Power
3. Ser/Parl
4. Small sig.
5. Applic

$$i_D = I_s(e^{qvD/nkT} - 1)$$


? How we should bias a diode?



31

Example – Diode – Large Signal

1. Lab
2. Power
3. Ser/Parl
4. Small sig.
5. Applic



$$V_{DD} = 5V, R = 1k\Omega, I_s = 5 \times 10^{-14}A, V_T = 26mV$$

iteration

$$\begin{aligned} & v_D = 0 \quad \rightarrow i_D = \frac{V_{DD} - v_D}{R} = 5mA \\ & v_D = V_T \ln\left(\frac{i_D}{I_s}\right) = 0.658 \quad \rightarrow i_D = \frac{V_{DD} - v_D}{R} = 4.341mA \\ & v_D = V_T \ln\left(\frac{i_D}{I_s}\right) = 0.654864 \rightarrow i_D = \frac{V_{DD} - v_D}{R} = 4.345mA \\ & v_D = V_T \ln\left(\frac{i_D}{I_s}\right) = 0.654889 \rightarrow i_D = \dots \end{aligned}$$

$$i_D = I_s(e^{qvD/nkT} - 1)$$


$$v_D = V_{DD} - i_D R$$

Load line

32

Example – Diode – Large/Small Signal


1. Lab
2. Power
3. Ser/Parl
4. Small sig.
5. Applic



33

Example – Diode – Large/Small Signal


1. Lab
2. Power
3. Ser/Parl
4. Small sig.
5. Applic



34

Example 01


1. Lab
2. Power
3. Ser/Parl
4. Small sig.
5. Applic



35

Example 01


1. Lab
2. Power
3. Ser/Parl
4. Small sig.
5. Applic



36

Example 01


1. Lab
2. Power
3. Ser/Parl
4. Small sig.
5. Applic



37

Example 01


1. Lab
2. Power
3. Ser/Parl
4. Small sig.
5. Applic



38

Example 01


1. Lab
2. Power
3. Ser/Parl
4. Small sig.
5. Applic




39

Voltage Limiter

1. Lab
2. Power
3. Ser/Parl
4. Small sig.
5. Applic



[1] : D1:OFF , D2:OFF




$$v_{D1} < 0 \rightarrow v_{out} - 5 < 0 \rightarrow v_{out} < 5$$

$$v_{D2} < 0 \rightarrow -v_{out} - 5 < 0 \rightarrow v_{out} > -5$$


$$\begin{aligned} \text{condition } v_D &< 0 \\ \rightarrow v_{in} - v_{out} &< 0 \rightarrow v_{in} < 0 \end{aligned}$$

40


Voltage Limiter




Voltage Limiter



Peak Detector




Zener Diode



Zener Diode – Voltage Regulator


1. Lab
2. Power
3. Ser/Parl
4. Small sig.
5. Applic



45

Zener Diode – Voltage Regulator

1. Lab
2. Power
3. Ser/Parl
4. Small sig.
5. Applic



46